Please note that LibreCat no longer supports Internet Explorer versions 8 or 9 (or earlier).
We recommend upgrading to the latest Internet Explorer, Google Chrome, or Firefox.
264 Publications
2017 | Conference Paper | LibreCat-ID: 24223
Wu, L., Abughannam, S., Müller, W., Scheytt, C., & Ecker, W. (2017). SPICE-Level Fault Injection with Likelihood Weighted Random Sampling - A Case Study. 2nd Workshop on Resiliency in Embedded Electronic Systems (REES), 68.
LibreCat
| Files available
2017 | Conference Paper | LibreCat-ID: 24224
Adelt, P., Koppelmann, B., Müller, W., Kleinjohann, B., & Scheytt, C. (2017). ANALISA - A Tool for Static Instruction Set Analysis. Design Automation and Testing in Europe (DATE), University Booth Interactive Presentation.
LibreCat
| Files available
2017 | Conference Paper | LibreCat-ID: 24225
Adelt, P., Koppelmann, B., Müller, W., Kleinjohann, B., & Scheytt, C. (2017). An Automatic Injection Framework for Safety Assessements of Embedded Software Binaries. 2nd Workshop on Resiliency in Embedded Electronic Systems (REES) , 44.
LibreCat
| Files available
2016 | Conference Paper | LibreCat-ID: 24264
Adelt, P., Koppelmann, B., Müller, W., Becker, M., Kleinjohann, B., & Scheytt, C. (2016). Fast Dynamic Fault Injection for Virtual Microcontroller Platforms. Proceedings of the IEEE/IFIP International Conference on VLSI (VLSI-SOC). https://doi.org/10.1109/VLSI-SoC.2016.7753545
LibreCat
| Files available
| DOI
2016 | Conference Paper | LibreCat-ID: 24263
Abughannam, S., Wu, L., Müller, W., Scheytt, C., Ecker, W., & Novello, C. (2016). Fault Injection and Mixed-Level Simulation for Analog Circuits - A Case Study. Analog 2016 - VDE.
LibreCat
| Files available
2015 | Conference Paper | LibreCat-ID: 24289
Müller, W., Wu, L., Scheytt, C., Becker, M., & Schoenberg, S. (2015). On the Correlation of HW Faults and SW Errors. In D. Mueller-Gritschneder, W. Müller, & S. Mitra (Eds.), Proceedings of the 1st International Workshop on Resiliency in Embedded Electronic Systems (REES 2014).
LibreCat
2015 | Book (Editor) | LibreCat-ID: 53590
Müller-Gridschneder, D., Müller, W., & Mitra, S. (Eds.). (2015). Proceedings of the 1st International Workshop on Resiliency in Embedded Electronic Systems.
LibreCat
2014 | Conference Paper | LibreCat-ID: 25145
Becker, M., Kuznik, C., & Müller, W. (2014). Virtual Platforms for Model-Based Design of Dependable Cyber-Physical System Software. 17th Euromicro Conference on Digital Systems Design (DSD).
LibreCat
2014 | Conference Paper | LibreCat-ID: 25155
Becker, M., Kuznik, C., & Müller, W. (2014). Fault Effect Modeling in a Heterogeneous SystemC Virtual Platform Framework for Cyber-Physical Systems. ACM/IEEE 5th International Conference on Cyber-Physical Systems.
LibreCat
2014 | Conference Paper | LibreCat-ID: 25161
Koppelmann, B., Becker, M., & Müller, W. (2014). Portierung der TriCore-Architektur auf QEMU. 17. Workshop Methoden Und Beschreibungssprachen Zur Modellierung Und Verifikation von Schaltungen Und Systemen (MBMV 2014) .
LibreCat
2014 | Conference Paper | LibreCat-ID: 24305
Mischkalla, F., & Müller, W. (2014). Architectural Low-Power Design Using Transaction-Based System Modeling and Simulation. Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV). https://doi.org/10.1109/SAMOS.2014.6893219
LibreCat
| Files available
| DOI
2014 | Journal Article | LibreCat-ID: 24302
Koppelmann, B., Messidat, B., Becker, M., Kuznik, C., Müller, W., & Scheytt, C. (2014). Fast and Open Virtual Platforms for TriCore-based SoCs Using QEMU. Design and Verification Conference (DVCON EUROPE).
LibreCat
| Files available
2014 | Journal Article | LibreCat-ID: 24309
Kuznik, C., & Müller, W. (2014). Verific-MM: Systematized Verification Metrics Generation with UCIS for Improved Automation on Verification Closure. Design, Automation and Test in Europe DATE, University Booth, Dresden.
LibreCat
| Files available
2014 | Conference Paper | LibreCat-ID: 24311
Oetjens, J.-H., Becker, M., Kuznik, C., Müller, W., Bannow, N., Brinkmann, O., Burger, A., Chaari, M., Chakraborty, S., Drechsler, R., Ecker, W., Grüttner, K., Kruse, T., Le, H. M., Mauderer, M., Mueller-Gritschneider, D., Poppen, F., Post, H., Reiter, Se., … Viehl, A. (2014). Safety Evaluation of Automotive Electronics Using Virtual Prototypes: State of the Art and Research Challenges. Design Automation Conference (DAC). https://doi.org/10.1145/2593069.2602976
LibreCat
| Files available
| DOI
2014 | Conference Paper | LibreCat-ID: 25120
Mischkalla, F., & Müller, W. (2014). Architectural Low-Power Design Using Transaction-Based System Simulation. Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV).
LibreCat
2014 | Conference Paper | LibreCat-ID: 25146
Joy, M. tech. M. M., Müller, W., & Rammig, F.-J. (2014). Source code annotated memory leak detection for soft real time embedded systems with resource constraints. 12th IEEE International Conference on Embedded Computing.
LibreCat
2014 | Conference Paper | LibreCat-ID: 25144
Mischkalla, F., & Müller, W. (2014). Advanced SoC Virtual Prototyping for System-Level Power Planning and Validation. PATMOS 2014.
LibreCat
2014 | Conference Paper | LibreCat-ID: 36918
Becker, M., Kuznik, C., & Müller, W. (2014). Fault Effect Modeling in a Heterogeneous SystemC Based Virtual Platform Framework for Cyber Physical Systems. ACM/IEEE International Conference on Cyber-Physical Systems (ICCPS), Berlin. https://doi.org/10.1109/ICCPS.2014.6843726
LibreCat
| DOI
2014 | Conference Paper | LibreCat-ID: 36917
Kuznik, C., Müller, W., & Defo, G. B. (2014). An Assisted Single Source Verification Metric Model Code Generation Methodology. Proceedings of the Electronic System Level Synthesis Conference (ESLSyn).
LibreCat
2014 | Conference Paper | LibreCat-ID: 25166
Kuznik, C., & Müller, W. (2014). Modellierung effizienter Stresstest-Umgebungen für virtuelle Prototypen mit SVM. 26. ITG / GI / GMM Workshop Testmethoden und Zuverlässigkeit von Schaltungen und Systemen.
LibreCat