Please note that LibreCat no longer supports Internet Explorer versions 8 or 9 (or earlier).

We recommend upgrading to the latest Internet Explorer, Google Chrome, or Firefox.

237 Publications


2014 | Conference Paper | LibreCat-ID: 25120
Architectural Low-Power Design Using Transaction-Based System Simulation
F. Mischkalla, W. Müller, in: Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV), IEEE, 2014.
LibreCat
 

2014 | Conference Paper | LibreCat-ID: 25146
Source code annotated memory leak detection for soft real time embedded systems with resource constraints
M. tech. M.M. Joy, W. Müller, F.-J. Rammig, in: 12th IEEE International Conference on Embedded Computing, 2014.
LibreCat
 

2014 | Conference Paper | LibreCat-ID: 25144
Advanced SoC Virtual Prototyping for System-Level Power Planning and Validation
F. Mischkalla, W. Müller, in: PATMOS 2014, Palma de Mallorca, Spain, 2014.
LibreCat
 

2014 | Conference Paper | LibreCat-ID: 36918 LibreCat | DOI
 

2014 | Conference Paper | LibreCat-ID: 36917
An Assisted Single Source Verification Metric Model Code Generation Methodology
C. Kuznik, W. Müller, G.B. Defo, in: San Francisco, USA, 2014.
LibreCat
 

2014 | Conference Paper | LibreCat-ID: 25166
Modellierung effizienter Stresstest-Umgebungen für virtuelle Prototypen mit SVM
C. Kuznik, W. Müller, in: 26. ITG / GI / GMM Workshop Testmethoden und Zuverlässigkeit von Schaltungen und Systemen, 2014.
LibreCat
 

2014 | Conference Paper | LibreCat-ID: 25163
Semi-automatische Generierung von Überdeckungsmetriken mittels methodischer Verikationsplan Verarbeitung
C. Kuznik, B.G. Defo, W. Müller, in: 17. Workshop Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV 2014) , 2014.
LibreCat
 

2014 | Journal Article | LibreCat-ID: 25151
An Assisted Single Source Verification Metric Model Code Generation Methodology
C. Kuznik, B.G. Defo, W. Müller, Electronic System Level Synthesis Conference (ESLSyn) (2014).
LibreCat
 

2014 | Journal Article | LibreCat-ID: 24310
Design and Measurement Techniques for an 80 Gb/s 1-Tap Decision Feedback Equalizer
A. Awny, L. Möller, J. Junio, C. Scheytt, A. Thiede, IEEE JOURNAL OF SOLID-STATE CIRCUITS Vol.49 (2014) 452–470.
LibreCat | Files available | DOI
 

2014 | Conference Paper | LibreCat-ID: 34585
Fast and Open Virtual Platforms for TriCore-based SoCs Using QEMU
B. Koppelmann, B. Messidat, M. Becker, W. Müller, J.C. Scheytt, in: Proceedings of the Design and Verification Conference Europe (DVCON Europe), München, 2014.
LibreCat
 

2013 | Conference Paper | LibreCat-ID: 24356
A fully integrated 120-GHz six-port receiver front-end in a 130-nm SiGe BiCMOS technology
B. Laemmle, K. Schmalz, J. Borngräber, C. Scheytt, R. Weigel, A. Koelpin, D. Kissinger, in: Silicon Monolithic Integrated Circuits in RF Systems (SiRF), 2013 IEEE 13th Topical Meeting On, 2013.
LibreCat | Files available | DOI
 

2013 | Conference Paper | LibreCat-ID: 24355
Integrator and digitizer for a non-coherent IR-UWB receiver
J. Digel, M. Masini, M. Grözing, M. Berroth, G. Fischer, S. Olonbayar, H. Gustat, C. Scheytt, in: Silicon Monolithic Integrated Circuits in RF Systems (SiRF), 2013 IEEE 13th Topical Meeting On, 2013, pp. 93–95.
LibreCat | Files available | DOI
 

2013 | Conference Paper | LibreCat-ID: 24353
A low-cost miniature 120GHz SiP FMCW/CW radar sensor with software linearization
Y. Sun, M. Marinkovic, G. Fischer, W. Winkler, W. Debski, S. Beer, T. Zwick, M.G. Girma, J. Hasch, C. Scheytt, in: Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2013 IEEE International, 2013, pp. 148–149.
LibreCat | Files available | DOI
 

2013 | Conference Paper | LibreCat-ID: 24357
Towards mm-wave System-On-Chip with integrated antennas for low-cost 122 and 245 GHz radar sensors
C. Scheytt, Y. Sun, K. Schmalz, Y. Mao, R. Wang, W. Debski, W. Winkler, in: Silicon Monolithic Integrated Circuits in RF Systems (SiRF), 2013 IEEE 13th Topical Meeting On, Austin TX, 2013, pp. 246–248.
LibreCat | Files available | DOI
 

2013 | Conference Paper | LibreCat-ID: 24354
49 GHz 6-bit programmable divider in SiGe BiCMOS
A. Ergintav, Y. Sun, C. Scheytt, Y. Gürbüz, in: Silicon Monolithic Integrated Circuits in RF Systems (SiRF), 2013 IEEE 13th Topical Meeting On, 2013.
LibreCat | Files available | DOI
 

2013 | Conference Paper | LibreCat-ID: 24361
245 GHz subharmonic receivers in SiGe
Y. Mao, K. Schmalz, J. Borngräber, C. Scheytt, in: 2013 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, Seattle, Washington, 2013.
LibreCat | Files available | DOI
 

2013 | Conference Paper | LibreCat-ID: 24358
A 240 GHz Direct Conversion IQ Receiver in 0.13 µm SiGe BiCMOS technology
M. Elkhouly, Y. Mao, C. Meliani, F. Ellinger, C. Scheytt, in: 2013 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, Seattle, Washington, 2013.
LibreCat | Files available | DOI
 

2013 | Conference Paper | LibreCat-ID: 24362
245 GHz Subharmonic Receiver in SiGe
Y. Mao, K. Schmalz, J. Borngräber, C. Scheytt, C. Meliani, in: IEEE International Microwave Symposium, Advances in Low Noise Amplifiers and Receivers, Seattle, Washington, 2013.
LibreCat | Files available | DOI
 

2013 | Conference Paper | LibreCat-ID: 24360
Wireless 100Gb/s Using A Powerand
C. Scheytt, in: IEEE International Conference on Communications, Budapest, 2013.
LibreCat | Files available
 

2013 | Misc | LibreCat-ID: 24359
Hardware-Effizientes Mixed-Signal Entzerrfilter
C. Scheytt, Hardware-Effizientes Mixed-Signal Entzerrfilter, 2013.
LibreCat
 

Filters and Search Terms

department=58

Search

Filter Publications

Display / Sort

Export / Embed