Development of a Power Analysis Framework for Embedded FPGA Accelerators
L.D. Reuter, Development of a Power Analysis Framework for Embedded FPGA Accelerators, Paderborn University, 2023.
Download
No fulltext has been uploaded.
Bachelorsthesis
| English
Author
Reuter, Lucas David
Supervisor
Department
Publishing Year
LibreCat-ID
Cite this
Reuter LD. Development of a Power Analysis Framework for Embedded FPGA Accelerators. Paderborn University; 2023.
Reuter, L. D. (2023). Development of a Power Analysis Framework for Embedded FPGA Accelerators. Paderborn University.
@book{Reuter_2023, title={Development of a Power Analysis Framework for Embedded FPGA Accelerators}, publisher={Paderborn University}, author={Reuter, Lucas David}, year={2023} }
Reuter, Lucas David. Development of a Power Analysis Framework for Embedded FPGA Accelerators. Paderborn University, 2023.
L. D. Reuter, Development of a Power Analysis Framework for Embedded FPGA Accelerators. Paderborn University, 2023.
Reuter, Lucas David. Development of a Power Analysis Framework for Embedded FPGA Accelerators. Paderborn University, 2023.
Google Scholar