Please note that LibreCat no longer supports Internet Explorer versions 8 or 9 (or earlier).
We recommend upgrading to the latest Internet Explorer, Google Chrome, or Firefox.
165 Publications
1994 | Report | LibreCat-ID: 13024
Hellebrand S, Juergensen A, Wunderlich H-J. Synthesis for Off-Line Testability. University of Siegen, Germany; 1994.
LibreCat
1994 | Report | LibreCat-ID: 13025
Hellebrand S, Juergensen A, Stroele A, Wunderlich H-J. Chip Level Test Planning for Controlling the Tradeoff between Hardware Overhead and Test Time. University of Siegen, Germany; 1994.
LibreCat
1994 | Misc | LibreCat-ID: 13083
Venkataraman S, Rajski J, Hellebrand S, Tarnick S. Effiziente Testsatzkodierung Für Prüfpfad-Basierte Selbsttestarchitekturen. 6th ITG/GI/GME Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Vaals, The Netherlands; 1994.
LibreCat
1994 | Misc | LibreCat-ID: 13084
Hellebrand S, Wunderlich H-J. Ein Verfahren Zur Testfreundlichen Steuerwerkssynthese. 6th ITG/GI/GME Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Vaals, The Netherlands; 1994.
LibreCat
1994 | Misc | LibreCat-ID: 13085
Hellebrand S, Paulo Teixeira J, Wunderlich H-J. Synthesis for Testability - the ARCHIMEDES Approach. 1st IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA; 1994.
LibreCat
1994 | Conference Paper | LibreCat-ID: 13014
Hellebrand S, Wunderlich H-J. An Efficient Procedure for the Synthesis of Fast Self-Testable Controller Structures. In: ACM/IEEE International Conference on Computer-Aided Design (ICCAD’94). IEEE; 1994:110-116. doi:10.1109/iccad.1994.629752
LibreCat
| DOI
1994 | Conference Paper | LibreCat-ID: 13059
Hellebrand S, Wunderlich H-J. Synthese schneller selbsttestbarer Steuerwerke. In: Tagungsband Der GI/GME/ITG-Fachtagung \& Rechnergestützter Entwurf Und Architektur Mikroelektronischer Systeme. ; 1994:3-11.
LibreCat
1994 | Conference Paper | LibreCat-ID: 13013
Hellebrand S, Wunderlich H-J. Synthesis of Self-Testable Controllers. In: European Design and Test Conference (EDAC/ETC/EUROASIC). ; 1994:580-585. doi:10.1109/edtc.1994.326815
LibreCat
| DOI
1993 | Misc | LibreCat-ID: 13081
Hellebrand S, Tarnick S, Rajski J, Courtois B. Effiziente Erzeugung Deterministischer Muster Im Selbsttest. 5th ITG/GI/GME Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Holzhau, Germany; 1993.
LibreCat
1993 | Misc | LibreCat-ID: 13082
Hellebrand S, Wunderlich H-J. Synthesis of Self-Testable Controllers. ARCHIMEDES Open Workshop on “Synthesis - Architectural Testability Support”, Montpellier, France; 1993.
LibreCat
1993 | Conference Paper | LibreCat-ID: 13015
Venkataraman S, Rajski J, Hellebrand S, Tarnick S. An Efficient Bist Scheme Based On Reseeding Of Multiple Polynomial Linear Feedback Shift Registers. In: ACM/IEEE International Conference on Computer Aided Design (ICCAD’93). IEEE; 1993. doi:10.1109/iccad.1993.580117
LibreCat
| DOI
1992 | Report | LibreCat-ID: 13023
Hellebrand S, Tarnick S, Rajski J, Courtois B. Generation of Vector Patterns through Reseeding of Multiple-Polynomial LFSRs. Institut National Polytechnique de Grenoble, Grenoble, France; 1992.
LibreCat
1992 | Misc | LibreCat-ID: 13076
Hellebrand S, Tarnick S, Rajski J, Courtois B. Generation of Vector Patterns through Reseeding of Multiple-Polynomial LFSRs. IEEE Design for Testability Workshop, Vail, CO, USA; 1992.
LibreCat
1992 | Misc | LibreCat-ID: 13080
Hellebrand S, Tarnick S, Rajski J, Courtois B. Generation of Vector Patterns through Reseeding of Multiple-Polynomial LFSRs. Workshop on New Directions for Testing, Montreal, Canada; 1992.
LibreCat
1992 | Journal Article | LibreCat-ID: 13017
Wunderlich H-J, Hellebrand S. The Pseudoexhaustive Test of Sequential Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD). 1992;11(1):26-33. doi:10.1109/43.108616
LibreCat
| DOI
1992 | Conference Paper | LibreCat-ID: 13016
Hellebrand S, Tarnick S, Rajski J, Courtois B. Generation of Vector Patterns through Reseeding of Multiple-Polynomial Linear Feedback Shift Registers. In: IEEE International Test Conference (ITC’92). IEEE; 1992:120-129. doi:10.1109/test.1992.527812
LibreCat
| DOI
1991 | Book | LibreCat-ID: 13034
Hellebrand S. Synthese Vollständig Testbarer Schaltungen. Verlag Düsseldorf: VDI Verlag: Verlag Düsseldorf: VDI Verlag; 1991.
LibreCat
1990 | Misc | LibreCat-ID: 13103
Hellebrand S, Wunderlich H-J, F. Haberl O. Generating Pseudo-Exhaustive Vectors for External Testing. IEEE Design for Testability Workshop, Vail, CO, USA; 1990.
LibreCat
1990 | Conference Paper | LibreCat-ID: 13018
Hellebrand S, Wunderlich H-J. Tools and Devices Supporting the Pseudo-Exhaustive Test. In: European Design Automation Conference (EDAC’90). IEEE; 1990:13-17. doi:10.1109/edac.1990.136612
LibreCat
| DOI
1990 | Conference Paper | LibreCat-ID: 13019
Hellebrand S, Wunderlich H-J, F. Haberl O. Generating Pseudo-Exhaustive Vectors for External Testing. In: IEEE International Test Conference (ITC’90). IEEE; 1990:670-679. doi:10.1109/test.1990.114082
LibreCat
| DOI