Please note that LibreCat no longer supports Internet Explorer versions 8 or 9 (or earlier).

We recommend upgrading to the latest Internet Explorer, Google Chrome, or Firefox.

449 Publications


2024 | Journal Article | LibreCat-ID: 52686
Q. A. Ahmed, T. Wiersema, and M. Platzner, “Post-configuration Activation of Hardware Trojans in FPGAs,” Journal of Hardware and Systems Security, 2024, doi: 10.1007/s41635-024-00147-5.
LibreCat | DOI
 

2024 | Mastersthesis | LibreCat-ID: 54245
L.-S. Henke, Exploring Custom FPGA Accelerators for DNN-based RF Fingerprinting. 2024.
LibreCat
 

2024 | Conference Paper | LibreCat-ID: 54468
M. Awais, H. Ghasemzadeh Mohammadi, and M. Platzner, “DeepApprox: Rapid Deep Learning based Design Space Exploration of Approximate Circuits via Check-pointing,” presented at the IEEE Computer Society Annual Symposium on VLSI, Knoxville, Tennessee, USA, 2024.
LibreCat
 

2023 | Conference Paper | LibreCat-ID: 44194 | OA
Q. A. Ahmed, M. Awais, and M. Platzner, “MAAS: Hiding Trojans in Approximate Circuits,” presented at the The 24th International Symposium on Quality Electronic Design (ISQED’23), San Fransico CA 94023-0607, USA, 2023.
LibreCat | Files available
 

2023 | Mastersthesis | LibreCat-ID: 45917
M. Raeisi Nafchi, Reconfigurable Random Forest Implementation on FPGA. Paderborn University, 2023.
LibreCat
 

2023 | Mastersthesis | LibreCat-ID: 45916
N. Yadalam Murali Kumar, Data Analytics for Predictive Maintenance of Time Series Data. Paderborn University, 2023.
LibreCat
 

2023 | Dissertation | LibreCat-ID: 47837
T. Hansmeier, XCS for Self-awareness in Autonomous Computing Systems. 2023.
LibreCat
 

2023 | Conference Paper | LibreCat-ID: 53794
C. Lienen et al., “AutonomROS: A ReconROS-based Autonomous Driving Unit,” 2023, doi: 10.1109/irc59093.2023.00056.
LibreCat | DOI
 

2023 | Conference Paper | LibreCat-ID: 45913
L. Clausing, Z. Guetattfi, P. Kaufmann, C. Lienen, and M. Platzner, “On Guaranteeing Schedulability of Periodic Real-time Hardware Tasks under ReconOS64,” 2023, doi: https://doi.org/10.1007/978-3-031-42921-7_17.
LibreCat | DOI
 

2023 | Conference Paper | LibreCat-ID: 46229
C. Lienen, A. P. Nowosad, and M. Platzner, “Mapping and Optimizing Communication in ROS 2-based Applications on Configurable System-on-Chip Platforms,” doi: https://doi.org/10.1145/3637843.3637846.
LibreCat | DOI | Download (ext.)
 

2023 | Conference Paper | LibreCat-ID: 43048
C. Lienen, S. H. Middeke, and M. Platzner, “fpgaDDS: An Intra-FPGA Data Distribution Service for ROS 2 Robotics Applications,” 2023, doi: 10.1109/IROS55552.2023.10341921.
LibreCat | DOI | Download (ext.)
 

2023 | Book Chapter | LibreCat-ID: 45888 | OA
H. Wehrheim, M. Platzner, E. Bodden, P. Schubert, F. Pauck, and M.-C. Jakobs, “Verifying Software and Reconfigurable Hardware Services,” in On-The-Fly Computing -- Individualized IT-services in dynamic markets, vol. 412, C.-J. Haake, F. Meyer auf der Heide, M. Platzner, H. Wachsmuth, and H. Wehrheim, Eds. Paderborn: Heinz Nixdorf Institut, Universität Paderborn, 2023, pp. 125–144.
LibreCat | Files available | DOI
 

2023 | Book | LibreCat-ID: 45863 | OA
C.-J. Haake, F. Meyer auf der Heide, M. Platzner, H. Wachsmuth, and H. Wehrheim, On-The-Fly Computing -- Individualized IT-services in dynamic markets, vol. 412. Paderborn: Heinz Nixdorf Institut, Universität Paderborn, 2023.
LibreCat | Files available | DOI
 

2023 | Book Chapter | LibreCat-ID: 45893 | OA
T. Hansmeier, T. Kenter, M. Meyer, H. Riebler, M. Platzner, and C. Plessl, “Compute Centers I: Heterogeneous Execution Environments,” in On-The-Fly Computing -- Individualized IT-services in dynamic markets, vol. 412, C.-J. Haake, F. Meyer auf der Heide, M. Platzner, H. Wachsmuth, and H. Wehrheim, Eds. Paderborn: Heinz Nixdorf Institut, Universität Paderborn, 2023, pp. 165–182.
LibreCat | Files available | DOI
 

2023 | Book Chapter | LibreCat-ID: 45899 | OA
A. Boschmann, L. Clausing, F. Jentzsch, H. Ghasemzadeh Mohammadi, and M. Platzner, “Flexible Industrial Analytics on Reconfigurable Systems-On-Chip,” in On-The-Fly Computing -- Individualized IT-services in dynamic markets, vol. 412, C.-J. Haake, F. Meyer auf der Heide, M. Platzner, H. Wachsmuth, and H. Wehrheim, Eds. Paderborn: Heinz Nixdorf Institut, Universität Paderborn, 2023, pp. 225–236.
LibreCat | Files available | DOI
 

2023 | Mastersthesis | LibreCat-ID: 54127
D. B. Anantha Rao, Efficient Neural Network Inference for Velocity Estimation in Athletic Relay Races on a Microcontroller. Paderborn University, 2023.
LibreCat
 

2023 | Conference Paper | LibreCat-ID: 53435
F. Jentzsch, “Hardware-Aware AutoML for Exploration of Custom FPGA Accelerators for RadioML,” 2023, doi: 10.1109/fpl60245.2023.00066.
LibreCat | DOI
 

2023 | Bachelorsthesis | LibreCat-ID: 42839
F. Mehlich, An Evaluation of XCS on the OpenAI Gym. Paderborn: Paderborn University, 2023.
LibreCat
 

2023 | Mastersthesis | LibreCat-ID: 53930
Y. Tadakamalla, A Comparison of Algorithms for the Generation of Layouts based on Reconfigurable Slots on FPGAs. Paderborn University, 2023.
LibreCat
 

2023 | Mastersthesis | LibreCat-ID: 54295
S. H. Middeke, Design and Realization of Optimized Intra-FPGA ROS 2 Communication. Paderborn University, 2023.
LibreCat
 

2023 | Mastersthesis | LibreCat-ID: 54294
S. Thiele, A Hardware/Software Co-designed ORB-SLAM2 Algorithm for FPGA. Paderborn University, 2023.
LibreCat
 

2023 | Mastersthesis | LibreCat-ID: 54297
A. Abooof, Implementation and Evaluation of a ReconROS-based Obstacle Avoidance Architecture for Autonomous Robots. Paderborn University, 2023.
LibreCat
 

2023 | Mastersthesis | LibreCat-ID: 54296
A. P. Rao, Multithreaded Software/Hardware Programming with ReconOS/Zephyr on a RISC-V-based System-on-Chip. Paderborn University, 2023.
LibreCat
 

2023 | Bachelorsthesis | LibreCat-ID: 45762
F. Simon-Mertens, Effizienzanalyse leichtgewichtiger Neuronaler Netze für FPGA-basierte Modulationsklassifikation. Paderborn University, 2023.
LibreCat
 

2023 | Bachelorsthesis | LibreCat-ID: 54243
M. O. Oviasogie, Demonstrator for Dataflow-based DNN Acceleration for Vision Applications on Platform FPGAs. Paderborn University, 2023.
LibreCat
 

2023 | Bachelorsthesis | LibreCat-ID: 54241
L. D. Reuter, Development of a Power Analysis Framework for Embedded FPGA Accelerators. Paderborn University, 2023.
LibreCat
 

2023 | Bachelorsthesis | LibreCat-ID: 54246
R. Hamm, Verarbeitung von Sensordaten auf eingebetteten heterogenen FPGA-Systemen. Paderborn University, 2023.
LibreCat
 

2023 | Bachelorsthesis | LibreCat-ID: 52480
A. Klassen, Fast Partial Reconfiguration for ReconOS64 on Xilinx MPSoC Devices. Paderborn University, 2023.
LibreCat
 

2023 | Bachelorsthesis | LibreCat-ID: 54298
J. Tsague Dingo, Ein Simulator für Schedulability-Experimente mit periodischen Tasks auf FPGAs. Paderborn University, 2023.
LibreCat
 

2023 | Mastersthesis | LibreCat-ID: 54299
M. Brede, Evaluation of Classifier Migration Between Multiple XCS Populations. Paderborn University, 2023.
LibreCat
 

2023 | Mastersthesis | LibreCat-ID: 54300
A. Nowosad, Design and Realization of an Intra-FPGA ROS 2 Communication Infrastructure for the ReconROS Executor. Paderborn University, 2023.
LibreCat
 

2023 | Mastersthesis | LibreCat-ID: 54244
S. AlAidroos, Design and Implementation of a RadioML Demonstrator based on an RFSoC Platform. Paderborn University, 2023.
LibreCat
 

2023 | Bachelorsthesis | LibreCat-ID: 54242
G. Evers, Bewertung der Xilinx Runtime Library zur Hardware/Software-Kommunikation. Paderborn University, 2023.
LibreCat
 

2023 | Mastersthesis | LibreCat-ID: 46075
M. Raeisi Nafchi, Reconfigurable Random Forest Implementation on FPGA. Paderborn University, 2023.
LibreCat
 

2022 | Conference Paper | LibreCat-ID: 29945
L. M. Witschen, T. Wiersema, L. D. Reuter, and M. Platzner, “Search Space Characterization for Approximate Logic Synthesis ,” presented at the 2022 59th ACM/IEEE Design Automation Conference (DAC), San Francisco, USA.
LibreCat
 

2022 | Conference Paper | LibreCat-ID: 29865
L. M. Witschen, T. Wiersema, M. Artmann, and M. Platzner, “MUSCAT: MUS-based Circuit Approximation Technique,” presented at the Design, Automation and Test in Europe (DATE), Online.
LibreCat
 

2022 | Conference Paper | LibreCat-ID: 30971
T. Hansmeier and M. Platzner, “Integrating Safety Guarantees into the Learning Classifier System XCS,” in Applications of Evolutionary Computation, EvoApplications 2022, Proceedings, Madrid, 2022, vol. 13224, pp. 386–401, doi: 10.1007/978-3-031-02462-7_25.
LibreCat | DOI
 

2022 | Conference Paper | LibreCat-ID: 32855
L. Clausing and M. Platzner, “ReconOS64: A Hardware Operating System for Modern Platform FPGAs with 64-Bit Support,” in 2022 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), Lyon, France, 2022, pp. 120–127, doi: 10.1109/ipdpsw55747.2022.00029.
LibreCat | DOI
 

2022 | Conference Paper | LibreCat-ID: 33253
T. Hansmeier, M. Brede, and M. Platzner, “XCS on Embedded Systems: An Analysis of Execution Profiles and Accelerated Classifier Deletion,” in GECCO ’22: Proceedings of the Genetic and Evolutionary Computation Conference Companion, Boston, MA, USA, 2022, pp. 2071–2079, doi: 10.1145/3520304.3533977.
LibreCat | DOI
 

2022 | Dissertation | LibreCat-ID: 29769 | OA
Q. A. Ahmed, Hardware Trojans in Reconfigurable Computing. Paderborn: Paderborn University, Paderborn, Germany, 2022.
LibreCat | DOI | Download (ext.)
 

2022 | Preprint | LibreCat-ID: 29541
C. Lienen and M. Platzner, “ReconROS Executor: Event-Driven Programming of FPGA-accelerated ROS 2 Applications.” 2022.
LibreCat | Download (ext.)
 

2022 | Conference Paper | LibreCat-ID: 34007
C. Lienen and M. Platzner, “Task Mapping for Hardware-Accelerated Robotics Applications using ReconROS,” presented at the 2022 Sixth IEEE International Conference on Robotic Computing (IRC) , Neaples, Italy.
LibreCat
 

2022 | Conference Paper | LibreCat-ID: 34005
C. Lienen and M. Platzner, “Event-Driven Programming of FPGA-accelerated ROS 2 Robotics Applications,” presented at the 25th Euromicro Conference on Digital System Design (DSD), Maspalomas, Gran Canaria, Spain, doi: 10.1109/DSD57027.2022.00088.
LibreCat | DOI
 

2022 | Dissertation | LibreCat-ID: 34041
L. M. Witschen, Frameworks and Methodologies for Search-based Approximate Logic Synthesis. 2022.
LibreCat | DOI
 

2022 | Conference Paper | LibreCat-ID: 32342
Q. A. Ahmed and M. Platzner, “On the Detection and Circumvention of Bitstream-Level Trojans in FPGAs,” presented at the IEEE Computer Society Annual Symposium on VLSI Aliathon Resort, Pafos, Cyprus, 2022.
LibreCat
 

2022 | Journal Article | LibreCat-ID: 33990
F. Jentzsch, Y. Umuroglu, A. Pappalardo, M. Blott, and M. Platzner, “RadioML Meets FINN: Enabling Future RF Applications With FPGA Streaming Architectures,” IEEE Micro, vol. 42, no. 6, pp. 125–133, 2022, doi: 10.1109/MM.2022.3202091.
LibreCat | DOI | Download (ext.)
 

2022 | Mastersthesis | LibreCat-ID: 45715
V. I. Tcheussi Ngayap, FreeRTOS on a MicroBlaze Soft-Core Processor with Hardware Accelerators. 2022.
LibreCat
 

2022 | Mastersthesis | LibreCat-ID: 45914
S. Manjunatha, Dealing With Pre-Processing And Feature Extraction Of Time-Series Data In  Predictive Maintenance. Paderborn University , 2022.
LibreCat
 

2022 | Mastersthesis | LibreCat-ID: 45915
P. Kaur , Analysis of Time-Series Classification in Conditional Monitoring Systems. Paderborn University , 2022.
LibreCat
 

2021 | Dissertation | LibreCat-ID: 26746 | OA
T. Wiersema, Guaranteeing Properties of Reconfigurable Hardware Circuits with Proof-Carrying Hardware. Paderborn: Paderborn University, 2021.
LibreCat | Download (ext.)
 

2021 | Journal Article | LibreCat-ID: 29150
C. Lienen and M. Platzner, “Design of Distributed Reconfigurable Robotics Systems with ReconROS,” ACM Transactions on Reconfigurable Technology and Systems, pp. 1–20, 2021, doi: 10.1145/3494571.
LibreCat | DOI
 

2021 | Mastersthesis | LibreCat-ID: 29151
C. Kashikar, A Comparison of Machine Learning Techniques for the On-line Characterization of Tasks Executed on Heterogeneous Compute Nodes. Paderborn: Paderborn University, 2021.
LibreCat
 

2021 | Conference Paper | LibreCat-ID: 21610
M. Awais, H. Ghasemzadeh Mohammadi, and M. Platzner, “LDAX: A Learning-based Fast Design Space Exploration Framework for Approximate Circuit Synthesis,” in Proceedings of the ACM Great Lakes Symposium on VLSI (GLSVLSI) 2021, Virtual, 2021, pp. 27–32.
LibreCat | DOI
 

2021 | Bachelorsthesis | LibreCat-ID: 22216
J. W. Rehnen, Decomposition of Arithmetic Components for the Approximate Circuit Synthesis with EvoApproxLib. 2021.
LibreCat
 

2021 | Conference Paper | LibreCat-ID: 22309
M. Awais and M. Platzner, “MCTS-Based Synthesis Towards Efficient Approximate Accelerators,” in Proceedings of IEEE Computer Society Annual Symposium on VLSI, Tampa, Florida USA (Virtual), 2021, pp. 384–389.
LibreCat
 

2021 | Bachelorsthesis | LibreCat-ID: 22483
M. Brede, Implementation and Profiling of XCS in the Context of Embedded Systems. Paderborn: Paderborn University, 2021.
LibreCat
 

2021 | Conference Paper | LibreCat-ID: 21953
L. M. Witschen, T. Wiersema, M. Raeisi Nafchi, A. Bockhorn, and M. Platzner, “Timing Optimization for Virtual FPGA Configurations,” in Proceedings of International Symposium on Applied Reconfigurable Computing (ARC’21), Virtual conference, doi: 10.1007/978-3-030-79025-7_4.
LibreCat | DOI
 

2021 | Journal Article | LibreCat-ID: 30906
A. Boschmann, D. Neuhaus, S. Vogt, C. Kaltschmidt, M. Platzner, and S. Dosen, “Immersive augmented reality system for the training of pattern classification control with a myoelectric prosthesis,” Journal of NeuroEngineering and Rehabilitation, vol. 18, no. 1, Art. no. 25, 2021, doi: 10.1186/s12984-021-00822-6.
LibreCat | DOI
 

2021 | Journal Article | LibreCat-ID: 30907
A. Rodriguez, A. Otero, M. Platzner, and E. De la Torre, “Exploiting Hardware-Based Data-Parallel and Multithreading Models for Smart Edge Computing in Reconfigurable FPGAs,” IEEE Transactions on Computers, pp. 1–1, 2021, doi: 10.1109/tc.2021.3107196.
LibreCat | DOI
 

2021 | Conference Paper | LibreCat-ID: 29137
T. Hansmeier, “Self-aware Operation of Heterogeneous Compute Nodes using the Learning Classifier System XCS,” presented at the International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART ’21), Online, 2021, doi: 10.1145/3468044.3468055.
LibreCat | DOI
 

2021 | Mastersthesis | LibreCat-ID: 29540
M. A. Sheikh, Design and Implementation of a ReconROS-based Obstacle Avoidance System. Paderborn University, 2021.
LibreCat
 

2021 | Preprint | LibreCat-ID: 22764 | OA
C. Lienen and M. Platzner, “Design of Distributed Reconfigurable Robotics Systems with ReconROS,” arXiv:2107.07208. 2021.
LibreCat | Download (ext.)
 

2021 | Conference Paper | LibreCat-ID: 21813
T. Hansmeier and M. Platzner, “An Experimental Comparison of Explore/Exploit Strategies for the Learning Classifier System XCS,” in GECCO ’21: Proceedings of the Genetic and Evolutionary Computation Conference Companion, Lille, France, 2021, pp. 1639–1647, doi: 10.1145/3449726.3463159.
LibreCat | DOI
 

2021 | Journal Article | LibreCat-ID: 27841
M.-C. Jakobs, F. Pauck, M. Platzner, H. Wehrheim, and T. Wiersema, “Software/Hardware Co-Verification for Custom Instruction Set Processors,” IEEE Access, 2021, doi: 10.1109/ACCESS.2021.3131213.
LibreCat | DOI
 

2021 | Conference Paper | LibreCat-ID: 29138
Q. A. Ahmed, “Hardware Trojans in Reconfigurable Computing,” 2021, doi: 10.1109/vlsi-soc53125.2021.9606974.
LibreCat | DOI
 

2021 | Conference Paper | LibreCat-ID: 20681 | OA
Q. A. Ahmed, T. Wiersema, and M. Platzner, “Malicious Routing: Circumventing Bitstream-level Verification for FPGAs,” presented at the Design, Automation and Test in Europe Conference (DATE’21), Alpexpo | Grenoble, France, 2021, doi: 10.23919/DATE51398.2021.9474026.
LibreCat | Files available | DOI | Download (ext.)
 

2021 | Conference Paper | LibreCat-ID: 30909
L. Clausing, “ReconOS64: High-Performance Embedded Computing for Industrial Analytics on a Reconfigurable System-on-Chip,” 2021, doi: 10.1145/3468044.3468056.
LibreCat | DOI
 

2021 | Conference Paper | LibreCat-ID: 30908
H. Ghasemzadeh Mohammadi et al., “FLight: FPGA Acceleration of Lightweight DNN Model Inference in Industrial Analytics,” 2021, doi: https://doi.org/10.1007/978-3-030-93736-2_27.
LibreCat | DOI
 

2020 | Conference Paper | LibreCat-ID: 3583
Z. Guetttatfi, P. Kaufmann, and M. Platzner, “Optimal and Greedy Heuristic Approaches for Scheduling and Mapping of Hardware Tasks to Reconfigurable Computing Devices,” in Proceedings of the International Workshop on Applied Reconfigurable Computing (ARC), 2020.
LibreCat
 

2020 | Mastersthesis | LibreCat-ID: 21324
K. Chandrakar, Comparison of Feature Selection Techniques to Improve Approximate Circuit Synthesis. 2020.
LibreCat
 

2020 | Bachelorsthesis | LibreCat-ID: 21432
L.-S. Henke, Evaluation of a ReconOS-ROS Combination based on a Video Processing Application. 2020.
LibreCat
 

2020 | Conference Paper | LibreCat-ID: 21584
C. P. Gatica and M. Platzner, “Adaptable Realization of Industrial Analytics Functions on Edge-Devices using Reconfigurable Architectures,” in Machine Learning for Cyber Physical Systems (ML4CPS 2017), 2020.
LibreCat | DOI
 

2020 | Journal Article | LibreCat-ID: 17358
L. M. Witschen, T. Wiersema, and M. Platzner, “Proof-carrying Approximate Circuits,” IEEE Transactions On Very Large Scale Integration Systems, vol. 28, no. 9, pp. 2084–2088, 2020.
LibreCat | DOI
 

2020 | Journal Article | LibreCat-ID: 17369
N. Ho, P. Kaufmann, and M. Platzner, “Evolution of Application-Specific Cache Mappings,” International Journal of Hybrid intelligent Systems, 2020.
LibreCat
 

2020 | Preprint | LibreCat-ID: 20748
L. M. Witschen, T. Wiersema, and M. Platzner, “Search Space Characterization for AxC Synthesis,” Fifth Workshop on Approximate Computing (AxC 2020). .
LibreCat | Files available
 

2020 | Conference Paper | LibreCat-ID: 20750
C. Lienen, M. Platzner, and B. Rinner, “ReconROS: Flexible Hardware Acceleration for ROS2 Applications,” in Proceedings of the 2020 International Conference on Field-Programmable Technology (FPT), 2020.
LibreCat
 

2020 | Bachelorsthesis | LibreCat-ID: 20820
S. Thiele, Implementing Machine Learning Functions as PYNQ FPGA Overlays. 2020.
LibreCat
 

2020 | Mastersthesis | LibreCat-ID: 20821
V. Jaganath, Extension and Evaluation of Python-based High-Level Synthesis Tool Flows. 2020.
LibreCat
 

2020 | Conference Paper | LibreCat-ID: 17063
T. Hansmeier, P. Kaufmann, and M. Platzner, “An Adaption Mechanism for the Error Threshold of XCSF,” in GECCO ’20: Proceedings of the Genetic and Evolutionary Computation Conference Companion, Cancún, Mexico, 2020, pp. 1756–1764, doi: 10.1145/3377929.3398106.
LibreCat | DOI
 

2020 | Journal Article | LibreCat-ID: 17092
J. Anwer, S. Meisner, and M. Platzner, “Dynamic Reliability Management for FPGA-Based Systems,” International Journal of Reconfigurable Computing, pp. 1–19, 2020.
LibreCat | DOI
 

2020 | Journal Article | LibreCat-ID: 15836
K. Bellman et al., “Self-aware Cyber-Physical Systems,” ACM Transactions on Cyber-Physical Systems, vol. Accepted for Publication, pp. 1–24, 2020.
LibreCat
 

2020 | Conference Paper | LibreCat-ID: 16213
M. Awais, H. Ghasemzadeh Mohammadi, and M. Platzner, “A Hybrid Synthesis Methodology for Approximate Circuits,” in Proceedings of the 30th ACM Great Lakes Symposium on VLSI (GLSVLSI) 2020, Beijing, China, 2020, pp. 421–426.
LibreCat | DOI
 

2020 | Conference Paper | LibreCat-ID: 16363
T. Hansmeier, P. Kaufmann, and M. Platzner, “Enabling XCSF to Cope with Dynamic Environments via an Adaptive Error Threshold,” in GECCO ’20: Proceedings of the Genetic and Evolutionary Computation Conference Companion, Cancún, Mexico, 2020, pp. 125–126.
LibreCat | DOI
 

2020 | Conference Paper | LibreCat-ID: 20838
A. Lösch and M. Platzner, “MigHEFT: DAG-based Scheduling of Migratable Tasks on Heterogeneous Compute Nodes,” 2020, doi: 10.1109/ipdpsw50202.2020.00012.
LibreCat | DOI
 

2020 | Mastersthesis | LibreCat-ID: 21433
F. P. Jentzsch, Design and Implementation of a ReconOS-based TensorFlow Lite Delegate Architecture. 2020.
LibreCat
 

2020 | Conference Paper | LibreCat-ID: 35152
A. Lösch and M. Platzner, “MigHEFT: DAG-based Scheduling of Migratable Tasks on Heterogeneous Compute Nodes,” in 2020 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), 2020, pp. 6–16, doi: 10.1109/IPDPSW50202.2020.00012.
LibreCat | DOI
 

2019 | Journal Article | LibreCat-ID: 3585
L. M. Witschen, T. Wiersema, H. Ghasemzadeh Mohammadi, M. Awais, and M. Platzner, “CIRCA: Towards a Modular and Extensible Framework for Approximate Circuit Generation,” Microelectronics Reliability, vol. 99, pp. 277–290, 2019.
LibreCat | DOI
 

2019 | Preprint | LibreCat-ID: 16853
L. M. Witschen, H. Ghasemzadeh Mohammadi, M. Artmann, and M. Platzner, “Jump Search: A Fast Technique for the Synthesis of Approximate Circuits,” Fourth Workshop on Approximate Computing (AxC 2019). .
LibreCat | Files available
 

2019 | Conference Paper | LibreCat-ID: 10577
L. M. Witschen, H. Ghasemzadeh Mohammadi, M. Artmann, and M. Platzner, “Jump Search: A Fast Technique for the Synthesis of Approximate Circuits,” in Proceedings of the 2019 on Great Lakes Symposium on VLSI  - GLSVLSI ’19, Tysons Corner, VA, USA, 2019.
LibreCat | DOI
 

2019 | Journal Article | LibreCat-ID: 11950
A. Boschmann, A. Agne, G. Thombansen, L. M. Witschen, F. Kraus, and M. Platzner, “Zynq-based acceleration of robust high density myoelectric signal processing,” Journal of Parallel and Distributed Computing, vol. 123, pp. 77–89, 2019.
LibreCat | DOI
 

2019 | Journal Article | LibreCat-ID: 12967
T. Hansmeier, M. Platzner, M. J. H. Pantho, and D. Andrews, “An Accelerator for Resolution Proof Checking based on FPGA and Hybrid Memory Cube Technology,” Journal of Signal Processing Systems, vol. 91, no. 11, pp. 1259–1272, 2019.
LibreCat | DOI
 

2019 | Conference Paper | LibreCat-ID: 15422
N. Ho, P. Kaufmann, and M. Platzner, “Optimization of Application-specific L1 Cache Translation Functions of the LEON3 Processor,” in World Congress on Nature and Biologically Inspired Computing (NaBIC), 2019.
LibreCat
 

2019 | Mastersthesis | LibreCat-ID: 15883
S. Kumar Jeyakumar, Incremental learning with Support Vector Machine on embedded platforms. 2019.
LibreCat
 

2019 | Mastersthesis | LibreCat-ID: 15920
M. Keerthipati, A Bitstream-Level Proof-Carrying Hardware Technique for Information Flow Tracking. Universität Paderborn, 2019.
LibreCat
 

2019 | Mastersthesis | LibreCat-ID: 14831
N. S. Sabu, FPGA Acceleration of String Search Techniques in Huge Data Sets. Paderborn University, 2019.
LibreCat
 

2019 | Mastersthesis | LibreCat-ID: 15946
J. Mehta, Multithreaded Software/Hardware Programming with ReconOS/freeRTOS on a Recon􏰃gurable System-on-Chip. 2019.
LibreCat
 

2019 | Mastersthesis | LibreCat-ID: 14546
T. Hansmeier, Autonomous Operation of High-Performance Compute Nodes through Self-Awareness and Learning Classifiers. Universität Paderborn, 2019.
LibreCat
 

2019 | Conference Paper | LibreCat-ID: 31067
Z. Guettatfi, M. Platzner, O. Kermia, and A. Khouas, “An Approach for Mapping Periodic Real-Time Tasks to Reconfigurable Hardware,” 2019, doi: 10.1109/ipdpsw.2019.00027.
LibreCat | DOI
 

2019 | Conference Paper | LibreCat-ID: 9913 | OA
Q. A. Ahmed, T. Wiersema, and M. Platzner, “Proof-Carrying Hardware Versus the Stealthy Malicious LUT Hardware Trojan,” in Applied Reconfigurable Computing, Darmstadt, Germany, 2019, vol. 11444, pp. 127–136, doi: 10.1007/978-3-030-17227-5_10.
LibreCat | Files available | DOI | Download (ext.)
 

2019 | Mastersthesis | LibreCat-ID: 15874 | OA
C. Lienen, Implementing a Real-time System on a Platform FPGA operated with ReconOS. Universität Paderborn.
LibreCat | Files available
 

Filters and Search Terms

department=78

Search

Filter Publications

Display / Sort

Citation Style: IEEE

Export / Embed