Please note that LibreCat no longer supports Internet Explorer versions 8 or 9 (or earlier).

We recommend upgrading to the latest Internet Explorer, Google Chrome, or Firefox.

138 Publications


2001 | Journal Article | LibreCat-ID: 13068
Hellebrand, S., Liang, H.-G., & Wunderlich, H.-J. (2001). A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters. {Journal of Electronic Testing - Theory and Applications (JETTA)}, 17(3/4), 341–349.
LibreCat
 

2001 | Misc | LibreCat-ID: 13096
Liang, H.-G., Hellebrand, S., & Wunderlich, H.-J. (2001). Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. IEEE European Test Workshop, Stockholm, Sweden.
LibreCat
 

2001 | Conference Paper | LibreCat-ID: 13004
Liang, H.-G., Hellebrand, S., & Wunderlich, H.-J. (2001). Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. In {IEEE International Test Conference (ITC’01)} (pp. 894–902). Baltimore, MD, USA: {IEEE}. https://doi.org/10.1109/test.2001.966712
LibreCat | DOI
 

2001 | Journal Article | LibreCat-ID: 13047
Liang, H.-G., Hellebrand, S., & Wunderlich, H.-J. (2001). Deterministic BIST Scheme Based on Reseeding of Folding Counters. {Journal of Computer Research and Development, (Jisuanji Yanjiu Yu Fazhan)}, 38(8), 931.
LibreCat
 

2000 | Misc | LibreCat-ID: 13094
Hellebrand, S., & Wunderlich, H.-J. (2000). Hardwarepraktikum im Diplomstudiengang Informatik. Handbuch Lehre, Berlin, Raabe Verlag.
LibreCat
 

2000 | Misc | LibreCat-ID: 13095
Hellebrand, S., Liang, H.-G., & Wunderlich, H.-J. (2000). A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters. IEEE European Test Workshop, Cascais, Portugal.
LibreCat
 

2000 | Conference Paper | LibreCat-ID: 13005
Hellebrand, S., Liang, H.-G., & Wunderlich, H.-J. (2000). A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters. In {IEEE International Test Conference (ITC’00)} (pp. 778–784). Atlantic City, NJ, USA: {IEEE}. https://doi.org/10.1109/test.2000.894274
LibreCat | DOI
 

1999 | Conference Paper | LibreCat-ID: 13006
Hellebrand, S., Wunderlich, H.-J., A. Ivaniuk, A., V. Klimets, Y., & N. Yarmolik, V. (1999). Error Detecting Refreshment for Embedded DRAMs. In {17th IEEE VLSI Test Symposium (VTS’99)} (pp. 384–390). Dana Point, CA, USA: {IEEE (Comput. Soc.)}. https://doi.org/10.1109/vtest.1999.766693
LibreCat | DOI
 

1999 | Book | LibreCat-ID: 13065
Hellebrand, S. (1999). Selbsttestbare Steuerwerke - Strukturen und Syntheseverfahren. Verlag Dr. Kovac, Hamburg: Verlag Dr. Kovac, Hamburg.
LibreCat
 

1999 | Conference Paper | LibreCat-ID: 13066
N. Yarmolik, V., V. Bykov, I., Hellebrand, S., & Wunderlich, H.-J. (1999). Transparent Word-Oriented Memory BIST Based on Symmetric March Algorithms. In {Third European Dependable Computing Conference (EDCC-3)}. Prague, Czech Republic.
LibreCat
 

1999 | Conference Paper | LibreCat-ID: 13067
Hellebrand, S., Wunderlich, H.-J., & N. Yarmolik, V. (1999). Symmetric Transparent BIST for RAMs. In {Design, Automation and Test in Europe (DATE’99)} (pp. 702–707). Munich, Germany.
LibreCat
 

1999 | Misc | LibreCat-ID: 13093
Hellebrand, S., Wunderlich, H.-J., & N. Yarmolik, V. (1999). Exploiting Symmetries to Speed Up Transparent BIST. 11th GI/ITG/GMM/IEEE Workshop.
LibreCat
 

1998 | Conference Paper | LibreCat-ID: 13063
N. Yarmolik, V., V. Klimets, Y., Hellebrand, S., & Wunderlich, H.-J. (1998). New Transparent RAM BIST Based on Self-Adjusting Output Data Compression. In {Design \& Diagnostics of Electronic Circuits \& Systems} (pp. 27–33). Szczyrk, Poland.
LibreCat
 

1998 | Conference Paper | LibreCat-ID: 13007
Hertwig, A., Hellebrand, S., & Wunderlich, H.-J. (1998). Fast Self-Recovering Controllers. In {16th IEEE VLSI Test Symposium (VTS’98)} (pp. 296–302). Monterey, CA, USA: {IEEE (Comput. Soc.)}. https://doi.org/10.1109/vtest.1998.670883
LibreCat | DOI
 

1998 | Journal Article | LibreCat-ID: 13064
Hellebrand, S., Hertwig, A., & Wunderlich, H.-J. (1998). Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications. {IEEE Design and Test}, 15(4), 36–41.
LibreCat
 

1998 | Book Chapter | LibreCat-ID: 13060
Hellebrand, S., Wunderlich, H.-J., & Hertwig, A. (1998). Mixed-Mode BIST Using Embedded Processors. In Mixed-Mode BIST Using Embedded Processors. In: M. Nicolaidis, Y. Zorian, D. K. Pradhan (Eds.): On-Line Testing for VLSI, Boston: Kluwer Academic Publishers 1998: {Kluwer Academic Publishers}.
LibreCat
 

1998 | Misc | LibreCat-ID: 13091
N. Yarmolik, V., Hellebrand, S., & Wunderlich, H.-J. (1998). Efficient Consistency Checking for Embedded Memories. 5th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA.
LibreCat
 

1998 | Conference Paper | LibreCat-ID: 13008
Hellebrand, S., Wunderlich, H.-J., & N. Yarmolik, V. (1998). Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs. In {IEEE Design, Automation and Test in Europe (DATE’98)} (pp. 173–179). Paris, France: {IEEE (Comput.Soc)}. https://doi.org/10.1109/date.1998.655853
LibreCat | DOI
 

1998 | Journal Article | LibreCat-ID: 13061
Hellebrand, S., Wunderlich, H.-J., & Hertwig, A. (1998). Mixed-Mode BIST Using Embedded Processors. {Journal of Electronic Testing Theory and Applications - JETTA}, 12(1/2), 127–138.
LibreCat
 

1998 | Misc | LibreCat-ID: 13092
N. Yarmolik, V., Hellebrand, S., & Wunderlich, H.-J. (1998). Efficient Consistency Checking for Embedded Memories. 10th GI/ITG/GMM/IEEE Workshop.
LibreCat
 

Filters and Search Terms

department=48

Search

Filter Publications

Display / Sort

Citation Style: APA

Export / Embed