Please note that LibreCat no longer supports Internet Explorer versions 8 or 9 (or earlier).
We recommend upgrading to the latest Internet Explorer, Google Chrome, or Firefox.
165 Publications
2024 | Conference Paper | LibreCat-ID: 52744
Jafarzadeh H, Klemme F, Amrouch H, Hellebrand S, Wunderlich H-J. Time and Space Optimized Storage-based BIST under Multiple Voltages and Variations. In: European Test Symposium, The Hague, Netherlands, May 20-24, 2024. IEEE; :6.
LibreCat
2024 | Conference Paper | LibreCat-ID: 52742
Jafarzadeh H, Klemme F, Amrouch H, Hellebrand S, Wunderlich H-J. Vmin Testing under Variations: Defect vs. Fault Coverage. In: IEEE Latin American Test Symposium (LATS), Maceió, Brazil, April 9-12, 2024. IEEE; :6.
LibreCat
2024 | Conference Paper | LibreCat-ID: 52743
Hellebrand S, Sadeghi-Kohan S, Wunderlich H-J. Functional Safety and Reliability of Interconnects throughout the Silicon Life Cycle. In: International Symposium of EDA (ISEDA), Xi’an, China, May 10-13, 2024. ; :1.
LibreCat
2024 | Conference Paper | LibreCat-ID: 52745
Wunderlich H-J, Jafarzadeh H, Hellebrand S. Robust Test of Small Delay Faults under PVT-Variations. In: International Symposium of EDA (ISEDA), Xi’an, China, May 10-13, 2024. ; :1.
LibreCat
2024 | Misc | LibreCat-ID: 50284
Stiballe A, Reimer JD, Sadeghi-Kohan S, Hellebrand S. Modeling Crosstalk-Induced Interconnect Delay with Polynomial Regression. 37. ITG / GMM / GI -Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’24), Feb. 2024; 2024.
LibreCat
2023 | Misc | LibreCat-ID: 35204
Ghazal A, Sadeghi-Kohan S, Reimer JD, Hellebrand S. On Cryptography Effects on Interconnect Reliability. 35. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’23), Feb. 2023; 2023.
LibreCat
2023 | Dissertation | LibreCat-ID: 46482 | 
Sprenger A. Testinstrumente und Testdatenanalyse zur Verarbeitung von Unsicherheiten in Logikblöcken hochintegrierter Schaltungen. Universität Paderborn; 2023. doi:10.17619/UNIPB/1-1787
LibreCat
| DOI
| Download (ext.)
2023 | Conference Paper | LibreCat-ID: 46739
Sadeghi-Kohan S, Hellebrand S, Wunderlich H-J. Low Power Streaming of Sensor Data Using Gray Code-Based Approximate Communication. In: 2023 53rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W). IEEE; 2023. doi:10.1109/dsn-w58399.2023.00056
LibreCat
| DOI
2023 | Conference Paper | LibreCat-ID: 46738
Sadeghi-Kohan S, Reimer JD, Hellebrand S, Wunderlich H-J. Optimizing the Streaming of Sensor Data with Approximate Communication. In: IEEE Asian Test Symposium (ATS’23), October 2023. ; 2023.
LibreCat
2023 | Journal Article | LibreCat-ID: 46264
Sadeghi-Kohan S, Hellebrand S, Wunderlich H-J. Workload-Aware Periodic Interconnect BIST. IEEE Design &Test. Published online 2023:1-1. doi:10.1109/mdat.2023.3298849
LibreCat
| DOI
| Download (ext.)
2023 | Conference Paper | LibreCat-ID: 45830
Jafarzadeh H, Klemme F, Reimer JD, et al. Robust Pattern Generation for Small Delay Faults under Process Variations. In: IEEE International Test Conference (ITC’23), Anaheim, USA, October 2023. IEEE; 2023.
LibreCat
2022 | Journal Article | LibreCat-ID: 29351
Sadeghi-Kohan S, Hellebrand S, Wunderlich H-J. Stress-Aware Periodic Test of Interconnects. Journal of Electronic Testing. Published online 2022. doi:10.1007/s10836-021-05979-5
LibreCat
| DOI
2022 | Misc | LibreCat-ID: 29890
Sadeghi-Kohan S, Hellebrand S, Wunderlich H-J. EM-Aware Interconnect BIST. European Workshop on Silicon Lifecycle Management, March 18, 2022; 2022.
LibreCat
2020 | Conference Paper | LibreCat-ID: 19422
Sprenger A, Sadeghi-Kohan S, Reimer JD, Hellebrand S. Variation-Aware Test for Logic Interconnects using Neural Networks - A Case Study. In: IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT’20), October 2020. ; 2020.
LibreCat
2020 | Misc | LibreCat-ID: 15419
Sadeghi-Kohan S, Hellebrand S. Dynamic Multi-Frequency Test Method for Hidden Interconnect Defects. 32. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’20), 16. - 18. Februar 2020; 2020.
LibreCat
2020 | Conference Paper | LibreCat-ID: 29200
Sadeghi-Kohan S, Hellebrand S. Dynamic Multi-Frequency Test Method for Hidden Interconnect Defects. In: 38th IEEE VLSI Test Symposium (VTS). IEEE; 2020. doi:10.1109/vts48691.2020.9107591
LibreCat
| DOI
2020 | Conference Paper | LibreCat-ID: 19421
Holst S, Kampmann M, Sprenger A, et al. Logic Fault Diagnosis of Hidden Delay Defects. In: IEEE International Test Conference (ITC’20), November 2020. ; 2020.
LibreCat
2019 | Misc | LibreCat-ID: 8112
Maaz MU, Sprenger A, Hellebrand S. A Hybrid Space Compactor for Varying X-Rates. Prien am Chiemsee: 31. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’19); 2019.
LibreCat
2019 | Journal Article | LibreCat-ID: 8667
Sprenger A, Hellebrand S. Divide and Compact - Stochastic Space Compaction for Faster-than-At-Speed Test. Journal of Circuits, Systems and Computers. 2019;28(1):1-23. doi:10.1142/s0218126619400012
LibreCat
| DOI
2019 | Journal Article | LibreCat-ID: 13048
Kampmann M, A. Kochte M, Liu C, Schneider E, Hellebrand S, Wunderlich H-J. Built-in Test for Hidden Delay Faults. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD). 2019;38(10):1956-1968.
LibreCat
2019 | Conference Paper | LibreCat-ID: 12918
Maaz MU, Sprenger A, Hellebrand S. A Hybrid Space Compactor for Adaptive X-Handling. In: 50th IEEE International Test Conference (ITC). IEEE; 2019:1-8.
LibreCat
2018 | Misc | LibreCat-ID: 4576
Sprenger A, Hellebrand S. Stochastische Kompaktierung für den Hochgeschwindigkeitstest. Freiburg, Germany: 30. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’18); 2018.
LibreCat
2018 | Journal Article | LibreCat-ID: 12974
Hellebrand S, Henkel J, Raghunathan A, Wunderlich H-J. Guest Editors’ Introduction - Special Issue on Approximate Computing. IEEE Embedded Systems Letters. 2018;10(1):1-1. doi:10.1109/les.2018.2789942
LibreCat
| DOI
2018 | Journal Article | LibreCat-ID: 13057
Kampmann M, Hellebrand S. Design For Small Delay Test - A Simulation Study. Microelectronics Reliability. 2018;80:124-133.
LibreCat
2018 | Misc | LibreCat-ID: 13072
Kampmann M, Hellebrand S. Optimized Constraints for Scan-Chain Insertion for Faster-than-at-Speed Test. 19th Workshop on RTL and High Level Testing (WRTLT’18), Hefei, Anhui, China; 2018.
LibreCat
2018 | Conference Paper | LibreCat-ID: 29460
Rezaeizadeh Rookerd R, Sadeghi-Kohan S, Navabi Z. Performance and Energy Enhancement through an Online Single/Multi Level Mode Switching Cache Architecture. In: Proceedings of the 2018 on Great Lakes Symposium on VLSI. ACM; 2018. doi:10.1145/3194554.3194599
LibreCat
| DOI
2018 | Conference Paper | LibreCat-ID: 4575
Sprenger A, Hellebrand S. Tuning Stochastic Space Compaction to Faster-than-at-Speed Test. In: 2018 IEEE 21st International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS). IEEE; 2018. doi:10.1109/ddecs.2018.00020
LibreCat
| DOI
2018 | Conference Paper | LibreCat-ID: 10575
Liu C, Schneider E, Kampmann M, Hellebrand S, Wunderlich H-J. Extending Aging Monitors for Early Life and Wear-Out Failure Prevention. In: 27th IEEE Asian Test Symposium (ATS’18). ; 2018. doi:10.1109/ats.2018.00028
LibreCat
| DOI
2018 | Conference Paper | LibreCat-ID: 29459
Sadeghi-Kohan S, Vafaei A, Navabi Z. Near-Optimal Node Selection Procedure for Aging Monitor Placement. In: 2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS). IEEE; 2018. doi:10.1109/iolts.2018.8474120
LibreCat
| DOI
2017 | Conference Paper | LibreCat-ID: 12973
Deshmukh J, Kunz W, Wunderlich H-J, Hellebrand S. Special Session on Early Life Failures. In: 35th IEEE VLSI Test Symposium (VTS’17). Caesars Palace, Las Vegas, Nevada, USA: IEEE; 2017. doi:10.1109/vts.2017.7928933
LibreCat
| DOI
2017 | Misc | LibreCat-ID: 13078
Kampmann M, Hellebrand S. X-Tolerante Prüfzellengruppierung Für Den Test Mit Erhöhter Betriebsfrequenz.; 2017.
LibreCat
2017 | Conference Paper | LibreCat-ID: 10576
Kampmann M, Hellebrand S. Design-for-FAST: Supporting X-tolerant compaction during Faster-than-at-Speed Test. In: 20th IEEE International Symposium on Design & Diagnostics of Electronic Circuits & Systems (DDECS’17). IEEE; 2017. doi:10.1109/ddecs.2017.7934564
LibreCat
| DOI
2017 | Journal Article | LibreCat-ID: 29462
Sadeghi-Kohan S, Kamal M, Navabi Z. Self-Adjusting Monitor for Measuring Aging Rate and Advancement. IEEE Transactions on Emerging Topics in Computing. 2017;8(3):627-641. doi:10.1109/tetc.2017.2771441
LibreCat
| DOI
2017 | Conference Paper | LibreCat-ID: 29463
Jenihhin M, Kamkin A, Navabi Z, Sadeghi-Kohan S. Universal mitigation of NBTI-induced aging by design randomization. In: 2016 IEEE East-West Design & Test Symposium (EWDTS). IEEE; 2017. doi:10.1109/ewdts.2016.7807635
LibreCat
| DOI
2016 | Conference Paper | LibreCat-ID: 12975
Kampmann M, Hellebrand S. X Marks the Spot: Scan-Flip-Flop Clustering for Faster-than-at-Speed Test. In: 25th IEEE Asian Test Symposium (ATS’16). Hiroshima, Japan: IEEE; 2016:1-6. doi:10.1109/ats.2016.20
LibreCat
| DOI
2015 | Conference Paper | LibreCat-ID: 12976
Kampmann M, A. Kochte M, Schneider E, Indlekofer T, Hellebrand S, Wunderlich H-J. Optimized Selection of Frequencies for Faster-Than-at-Speed Test. In: 24th IEEE Asian Test Symposium (ATS’15). Mumbai, India: IEEE; 2015:109-114. doi:10.1109/ats.2015.26
LibreCat
| DOI
2015 | Journal Article | LibreCat-ID: 13056
Huang Z, Liang H, Hellebrand S. A High Performance SEU Tolerant Latch. Journal of Electronic Testing - Theory and Applications (JETTA). 2015;31(4):349-359.
LibreCat
2015 | Misc | LibreCat-ID: 13077
Hellebrand S, Indlekofer T, Kampmann M, Kochte M, Liu C, Wunderlich H-J. Effiziente Auswahl von Testfrequenzen Für Den Test Kleiner Verzögerungsfehler. 27. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’15), Bad Urach, Germany; 2015.
LibreCat
2015 | Conference Paper | LibreCat-ID: 29465
Sadeghi-Kohan S, Kamran A, Forooghifar F, Navabi Z. Aging in digital circuits and age monitoring: Object-oriented modeling and evaluation. In: 2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS). IEEE; 2015. doi:10.1109/dtis.2015.7127373
LibreCat
| DOI
2015 | Conference Paper | LibreCat-ID: 29466
Sadeghi-Kohan S, Kamal M, McNeil J, Prinetto P, Navabi Z. Online self adjusting progressive age monitoring of timing variations. In: 2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS). IEEE; 2015. doi:10.1109/dtis.2015.7127368
LibreCat
| DOI
2014 | Conference Paper | LibreCat-ID: 12977
Hellebrand S, Indlekofer T, Kampmann M, A. Kochte M, Liu C, Wunderlich H-J. FAST-BIST: Faster-than-at-Speed BIST Targeting Hidden Delay Defects. In: IEEE International Test Conference (ITC’14). Seattle, Washington, USA: IEEE; 2014. doi:10.1109/test.2014.7035360
LibreCat
| DOI
2014 | Journal Article | LibreCat-ID: 13054
Hellebrand S, Wunderlich H-J. SAT-Based ATPG beyond Stuck-at Fault Testing. DeGruyter Journal on Information Technology (it). 2014;56(4):165-172.
LibreCat
2014 | Journal Article | LibreCat-ID: 13055
Rodriguez Gomez L, Cook A, Indlekofer T, Hellebrand S, Wunderlich H-J. Adaptive Bayesian Diagnosis of Intermittent Faults. Journal of Electronic Testing - Theory and Applications (JETTA). 2014;30(5):527-540.
LibreCat
2014 | Journal Article | LibreCat-ID: 46266
Alizadeh B, Behnam P, Sadeghi-Kohan S. A Scalable Formal Debugging Approach with Auto-Correction Capability based on Static Slicing and Dynamic Ranking for RTL Datapath Designs. IEEE Transactions on Computers. Published online 2014:1-1. doi:10.1109/tc.2014.2329687
LibreCat
| DOI
2014 | Conference Paper | LibreCat-ID: 46268
Mohammadi M, Sadeghi-Kohan S, Masoumi N, Navabi Z. An off-line MDSI interconnect BIST incorporated in BS 1149.1. In: 2014 19th IEEE European Test Symposium (ETS). IEEE; 2014. doi:10.1109/ets.2014.6847847
LibreCat
| DOI
2014 | Conference Paper | LibreCat-ID: 46267
Sadeghi-Kohan S, Behnam P, Alizadeh B, Fujita M, Navabi Z. Improving polynomial datapath debugging with HEDs. In: 2014 19th IEEE European Test Symposium (ETS). IEEE; 2014. doi:10.1109/ets.2014.6847797
LibreCat
| DOI
2013 | Conference Paper | LibreCat-ID: 12979
Hellebrand S. Analyzing and Quantifying Fault Tolerance Properties. In: 14th IEEE Latin American Test Workshop - (LATW’13). Cordoba, Argentina: IEEE; 2013. doi:10.1109/latw.2013.6562662
LibreCat
| DOI
2013 | Misc | LibreCat-ID: 13075
Cook A, Rodriguez Gomez L, Hellebrand S, Indlekofer T, Wunderlich H-J. Adaptive Test and Diagnosis of Intermittent Faults. 14th Latin American Test Workshop, Cordoba, Argentina; 2013.
LibreCat
2013 | Conference Paper | LibreCat-ID: 46271
Sadeghi-Kohan S, Namaki-Shoushtari M, Javaheri F, Navabi Z. BS 1149.1 extensions for an online interconnect fault detection and recovery. In: 2012 IEEE International Test Conference. IEEE; 2013. doi:10.1109/test.2012.6401583
LibreCat
| DOI
2013 | Conference Paper | LibreCat-ID: 46270
Sadeghi-Kohan S, Keshavarz S, Zokaee F, Farahmandi F, Navabi Z. A new structure for interconnect offline testing. In: East-West Design & Test Symposium (EWDTS 2013). IEEE; 2013. doi:10.1109/ewdts.2013.6673207
LibreCat
| DOI