Please note that LibreCat no longer supports Internet Explorer versions 8 or 9 (or earlier).
We recommend upgrading to the latest Internet Explorer, Google Chrome, or Firefox.
165 Publications
2007 | Misc | LibreCat-ID: 13042
Oehler P, Hellebrand S, Wunderlich H-J. An Integrated Built-in Test and Repair Approach for Memories with 2D Redundancy. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Erlangen, Germany; 2007.
LibreCat
2007 | Misc | LibreCat-ID: 13043
Hellebrand S. Qualitätssicherung Für Nanochips - Wie IT-Produkte Zuverlässig Werden. ForschungsForum Paderborn, 10. Ausgabe, Paderborn, Germany; 2007.
LibreCat
2007 | Conference Paper | LibreCat-ID: 12995
Hellebrand S, G. Zoellin C, Wunderlich H-J, Ludwig S, Coym T, Straube B. A Refined Electrical Model for Particle Strikes and its Impact on SEU Prediction. In: 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT’07). IEEE; 2007:50-58. doi:10.1109/dft.2007.43
LibreCat
| DOI
2007 | Conference Paper | LibreCat-ID: 12996
Oehler P, Hellebrand S, Wunderlich H-J. Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair. In: 10th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS’07). IEEE; 2007:185-190. doi:10.1109/ddecs.2007.4295278
LibreCat
| DOI
2007 | Conference Paper | LibreCat-ID: 12997
Oehler P, Hellebrand S, Wunderlich H-J. An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy. In: 12th IEEE European Test Symposium (ETS’07). IEEE; 2007:91-96. doi:10.1109/ets.2007.10
LibreCat
| DOI
2007 | Conference Paper | LibreCat-ID: 13037
Hellebrand S, G. Zoellin C, Wunderlich H-J, Ludwig S, Coym T, Straube B. Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance. In: 43rd International Conference on Microelectronics, Devices and Material with the Workshop on Electronic Testing (MIDEM’07), (Invited Paper). ; 2007.
LibreCat
2007 | Journal Article | LibreCat-ID: 13036
Hellebrand S, G. Zoellin C, Wunderlich H-J, Ludwig S, Coym T, Straube B. Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance. Informacije MIDEM, Ljubljana (Invited Paper). 2007;37(4 (124)):212-219.
LibreCat
2007 | Journal Article | LibreCat-ID: 13044
Ali M, Hessler S, Welzl M, Hellebrand S. An Efficient Fault Tolerant Mechanism to Deal with Permanent and Transient Failures in a Network on Chip. International Journal on High Performance Systems Architecture. 2007;1(2):113-123.
LibreCat
2007 | Conference Paper | LibreCat-ID: 13040
Ali M, Welzl M, Hessler S, Hellebrand S. A Fault Tolerant Mechanism for Handling Permanent and Transient Failures in a Network on Chip. In: 4th International Conference on Information Technology: New Generations (ITNG’07). ; 2007:1027-1032.
LibreCat
2007 | Conference Paper | LibreCat-ID: 13041
Becker B, Polian I, Hellebrand S, Straube B, Wunderlich H-J. Test und Zuverlässigkeit nanoelektronischer Systeme. In: 1. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf.” ; 2007.
LibreCat
2006 | Journal Article | LibreCat-ID: 13045
Becker B, Polian I, Hellebrand S, Straube B, Wunderlich H-J. DFG-Projekt RealTest - Test und Zuverlässigkeit nanoelektronischer Systeme. it - Information Technology. 2006;48(5):305-311.
LibreCat
2005 | Misc | LibreCat-ID: 13046
Oehler P, Hellebrand S. A Low Power Design for Embedded DRAMs with Online Consistency Checking. Kleinheubachertagung 2005, Miltenberg, Germany; 2005.
LibreCat
2005 | Misc | LibreCat-ID: 13101
Ali M, Welzl M, Hellebrand S. Dynamic Routing: A Prerequisite for Reliable NoCs. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Innsbruck, Austria; 2005.
LibreCat
2005 | Misc | LibreCat-ID: 13102
Oehler P, Hellebrand S. Power Consumption Versus Error Correcting Capabilities in Embedded DRAMs - A Case Study. 17th GI/ITG/GMM Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”, Innsbruck, Austria; 2005.
LibreCat
2005 | Conference Paper | LibreCat-ID: 12999
Ali M, Welzl M, Zwicknagl M, Hellebrand S. Considerations for Fault-Tolerant Networks on Chips. In: IEEE International Conference on Microelectronics (ICM’05). IEEE; 2005. doi:10.1109/icm.2005.1590063
LibreCat
| DOI
2005 | Conference Paper | LibreCat-ID: 13000
Oehler P, Hellebrand S. Low Power Embedded DRAMs with High Quality Error Correcting Capabilities. In: 10th IEEE European Test Symposium (ETS’05). IEEE; 2005:148-153. doi:10.1109/ets.2005.28
LibreCat
| DOI
2005 | Conference Paper | LibreCat-ID: 12998
Ali M, Welzl M, Hellebrand S. A Dynamic Routing Mechanism for Network on Chip. In: 23rd IEEE NORCHIP Conference. IEEE; 2005:70-73. doi:10.1109/norchp.2005.1596991
LibreCat
| DOI
2004 | Conference Paper | LibreCat-ID: 13071
Liu Jing M, Ruehrup S, Schindelhauer C, et al. Sensor Networks with More Features Using Less Hardware. In: {GOR/NGB Conference Tilburg 2004}. Tilburg, Netherlands; 2004.
LibreCat
2004 | Misc | LibreCat-ID: 13099
Breu R, Fahringer T, Fensel D, Hellebrand S, Middeldorp A, Scherzer O. Im Westen Viel Neues - Informatik an Der Universität Innsbruck. OCG Journal, pp. 28-29; 2004.
LibreCat
2004 | Misc | LibreCat-ID: 13100
Hellebrand S, Wuertenberger A, S. Tautermann C. Data Compression for Multiple Scan Chains Using Dictionaries with Corrections. 9th IEEE European Test Symposium, Ajaccio, Corsica, France; 2004.
LibreCat
2004 | Conference Paper | LibreCat-ID: 13001
Wuertenberger A, S. Tautermann C, Hellebrand S. Data Compression for Multiple Scan Chains Using Dictionaries with Corrections. In: IEEE International Test Conference (ITC’04). IEEE; 2004:926-935. doi:10.1109/test.2004.1387357
LibreCat
| DOI
2003 | Misc | LibreCat-ID: 13098
Breu R, Hellebrand S, Welzl M. Experiences from Teaching Software Development in a Java Environment. Handouts ACS/IEEE Workshop on Practice and Experience with Java in Education, Tunis, Tunisia; 2003.
LibreCat
2003 | Conference Paper | LibreCat-ID: 13002
Wuertenberger A, S. Tautermann C, Hellebrand S. A Hybrid Coding Strategy for Optimized Test Data Compression. In: IEEE International Test Conference (ITC’03). IEEE; 2003:451-459. doi:10.1109/test.2003.1270870
LibreCat
| DOI
2002 | Misc | LibreCat-ID: 13097
Hellebrand S, Wuertenberger A. Alternating Run-Length Coding: A Technique for Improved Test Data Compression. IEEE International Workshop on Test Resource Partitioning, Baltimore, MD, USA; 2002.
LibreCat
2002 | Journal Article | LibreCat-ID: 13003
Hellebrand S, Wunderlich H-J, A. Ivaniuk A, V. Klimets Y, N. Yarmolik V. Efficient Online and Offline Testing of Embedded DRAMs. IEEE Transactions on Computers. 2002;51(7):801-809. doi:10.1109/tc.2002.1017700
LibreCat
| DOI
2002 | Journal Article | LibreCat-ID: 13069
Hellebrand S, Liang H-G, Wunderlich H-J. Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. Journal of Electronic Testing - Theory and Applications (JETTA). 2002;18(2):157-168.
LibreCat
2002 | Journal Article | LibreCat-ID: 13070
Liang H, Hellebrand S, Wunderlich H-J. A Mixed-Mode BIST Scheme Based on Folding Compression. Journal on Computer Science and Technology. 2002;17(2):203-212.
LibreCat
2001 | Misc | LibreCat-ID: 13096
Liang H-G, Hellebrand S, Wunderlich H-J. Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. IEEE European Test Workshop, Stockholm, Sweden; 2001.
LibreCat
2001 | Conference Paper | LibreCat-ID: 13004
Liang H-G, Hellebrand S, Wunderlich H-J. Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. In: IEEE International Test Conference (ITC’01). IEEE; 2001:894-902. doi:10.1109/test.2001.966712
LibreCat
| DOI
2001 | Journal Article | LibreCat-ID: 13047
Liang H-G, Hellebrand S, Wunderlich H-J. Deterministic BIST Scheme Based on Reseeding of Folding Counters. Journal of Computer Research and Development, (Jisuanji Yanjiu yu Fazhan). 2001;38(8):931.
LibreCat
2001 | Journal Article | LibreCat-ID: 13068
Hellebrand S, Liang H-G, Wunderlich H-J. A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters. Journal of Electronic Testing - Theory and Applications (JETTA). 2001;17(3/4):341-349.
LibreCat
2000 | Misc | LibreCat-ID: 13094
Hellebrand S, Wunderlich H-J. Hardwarepraktikum Im Diplomstudiengang Informatik. Handbuch Lehre, Berlin, Raabe Verlag; 2000.
LibreCat
2000 | Misc | LibreCat-ID: 13095
Hellebrand S, Liang H-G, Wunderlich H-J. A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters. IEEE European Test Workshop, Cascais, Portugal; 2000.
LibreCat
2000 | Conference Paper | LibreCat-ID: 13005
Hellebrand S, Liang H-G, Wunderlich H-J. A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters. In: IEEE International Test Conference (ITC’00). IEEE; 2000:778-784. doi:10.1109/test.2000.894274
LibreCat
| DOI
1999 | Book | LibreCat-ID: 13065
Hellebrand S. Selbsttestbare Steuerwerke - Strukturen Und Syntheseverfahren. Verlag Dr. Kovac, Hamburg: Verlag Dr. Kovac, Hamburg; 1999.
LibreCat
1999 | Misc | LibreCat-ID: 13093
Hellebrand S, Wunderlich H-J, N. Yarmolik V. Exploiting Symmetries to Speed Up Transparent BIST. 11th GI/ITG/GMM/IEEE Workshop; 1999.
LibreCat
1999 | Conference Paper | LibreCat-ID: 13006
Hellebrand S, Wunderlich H-J, A. Ivaniuk A, V. Klimets Y, N. Yarmolik V. Error Detecting Refreshment for Embedded DRAMs. In: 17th IEEE VLSI Test Symposium (VTS’99). IEEE; 1999:384-390. doi:10.1109/vtest.1999.766693
LibreCat
| DOI
1999 | Conference Paper | LibreCat-ID: 13066
N. Yarmolik V, V. Bykov I, Hellebrand S, Wunderlich H-J. Transparent Word-Oriented Memory BIST Based on Symmetric March Algorithms. In: Third European Dependable Computing Conference (EDCC-3). ; 1999.
LibreCat
1999 | Conference Paper | LibreCat-ID: 13067
Hellebrand S, Wunderlich H-J, N. Yarmolik V. Symmetric Transparent BIST for RAMs. In: Design Automation and Test in Europe (DATE’99). ; 1999:702-707.
LibreCat
1998 | Report | LibreCat-ID: 13029
Hellebrand S, Wunderlich H-J. Test Und Synthese Schneller Eingebetteter Systeme. Universität Stuttgart; 1998.
LibreCat
1998 | Misc | LibreCat-ID: 13091
N. Yarmolik V, Hellebrand S, Wunderlich H-J. Efficient Consistency Checking for Embedded Memories. 5th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA; 1998.
LibreCat
1998 | Misc | LibreCat-ID: 13092
N. Yarmolik V, Hellebrand S, Wunderlich H-J. Efficient Consistency Checking for Embedded Memories. 10th GI/ITG/GMM/IEEE Workshop; 1998.
LibreCat
1998 | Book Chapter | LibreCat-ID: 13060
Hellebrand S, Wunderlich H-J, Hertwig A. Mixed-Mode BIST Using Embedded Processors. In: Mixed-Mode BIST Using Embedded Processors. 5. Kluwer Academic Publishers; 1998.
LibreCat
1998 | Journal Article | LibreCat-ID: 13061
Hellebrand S, Wunderlich H-J, Hertwig A. Mixed-Mode BIST Using Embedded Processors. Journal of Electronic Testing Theory and Applications - JETTA. 1998;12(1/2):127-138.
LibreCat
1998 | Journal Article | LibreCat-ID: 13064
Hellebrand S, Hertwig A, Wunderlich H-J. Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications. IEEE Design and Test. 1998;15(4):36-41.
LibreCat
1998 | Conference Paper | LibreCat-ID: 13007
Hertwig A, Hellebrand S, Wunderlich H-J. Fast Self-Recovering Controllers. In: 16th IEEE VLSI Test Symposium (VTS’98). IEEE; 1998:296-302. doi:10.1109/vtest.1998.670883
LibreCat
| DOI
1998 | Conference Paper | LibreCat-ID: 13008
Hellebrand S, Wunderlich H-J, N. Yarmolik V. Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs. In: Design Automation and Test in Europe (DATE’98). ; 1998:173-179. doi:10.1109/date.1998.655853
LibreCat
| DOI
1998 | Conference Paper | LibreCat-ID: 13063
N. Yarmolik V, V. Klimets Y, Hellebrand S, Wunderlich H-J. New Transparent RAM BIST Based on Self-Adjusting Output Data Compression. In: Design & Diagnostics of Electronic Circuits & Systems (DDECS’98). ; 1998:27-33.
LibreCat
1997 | Misc | LibreCat-ID: 13089
Tsai K-H, Hellebrand S, Rajski J, Marek-Sadowska M. STARBIST: Scan Autocorrelated Random Pattern Generation. 4th IEEE International Test Synthesis Workshop, Santa Barbara, CA, USA; 1997.
LibreCat
1997 | Misc | LibreCat-ID: 13090
Hertwig A, Hellebrand S, Wunderlich H-J. Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications. 3rd IEEE International On-Line Testing Workshop, Crete, Greece; 1997.
LibreCat