151 Publications

Mark all

[151]
2024 | Conference Paper | LibreCat-ID: 52744
Jafarzadeh, Hanieh, et al. “Time and Space Optimized Storage-Based BIST under Multiple Voltages and Variations.” European Test Symposium, The Hague, Netherlands, May 20-24, 2024, IEEE, p. 6.
LibreCat
 
[150]
2024 | Conference Paper | LibreCat-ID: 52742
Jafarzadeh, Hanieh, et al. “Vmin Testing under Variations: Defect vs. Fault Coverage.” IEEE Latin American Test Symposium (LATS), Maceió, Brazil, April 9-12, 2024, IEEE, p. 6.
LibreCat
 
[149]
2024 | Conference Paper | LibreCat-ID: 52743
Hellebrand, Sybille, et al. “Functional Safety and Reliability of Interconnects throughout the Silicon Life Cycle.” International Symposium of EDA (ISEDA), Xi’an, China, May 10-13, 2024, p. 1.
LibreCat
 
[148]
2024 | Conference Paper | LibreCat-ID: 52745
Wunderlich, Hans-Joachim, et al. “Robust Test of Small Delay Faults under  PVT-Variations.” International Symposium of EDA (ISEDA), Xi’an, China, May 10-13, 2024, p. 1.
LibreCat
 
[147]
2024 | Misc | LibreCat-ID: 50284
Stiballe, Alisa, et al. Modeling Crosstalk-Induced Interconnect Delay with Polynomial Regression. 37. ITG / GMM / GI -Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”  (TuZ’24), Feb. 2024, 2024.
LibreCat
 
[146]
2024 | Misc | LibreCat-ID: 51799
Ustimova, Magdalina, et al. Crosstalk-Aware Simulation of Interconnects Using Artificial Neural Networks. 37. ITG / GMM / GI -Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”  (TuZ’24), Feb. 2024, 2024.
LibreCat
 
[145]
2023 | Misc | LibreCat-ID: 35204
Ghazal, Abdulkarim, et al. On Cryptography Effects on Interconnect Reliability. 35. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’23), Feb. 2023, 2023.
LibreCat
 
[144]
2023 | Conference Paper | LibreCat-ID: 41875
Badran, Abdalrhman, et al. “Approximate Computing: Balancing Performance, Power, Reliability, and Safety.” 28th IEEE European Test Symposium (ETS’23), May 2023, 2023.
LibreCat
 
[143]
2023 | Conference Paper | LibreCat-ID: 46739
Sadeghi-Kohan, Somayeh, et al. “Low Power Streaming of Sensor Data Using Gray Code-Based Approximate Communication.” 2023 53rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W), IEEE, 2023, doi:10.1109/dsn-w58399.2023.00056.
LibreCat | DOI
 
[142]
2023 | Conference Paper | LibreCat-ID: 46738
Sadeghi-Kohan, Somayeh, et al. “Optimizing the Streaming of Sensor Data with Approximate Communication.” IEEE Asian Test Symposium (ATS’23), October 2023, 2023.
LibreCat
 
[141]
2023 | Journal Article | LibreCat-ID: 46264
Sadeghi-Kohan, Somayeh, et al. “Workload-Aware Periodic Interconnect BIST.” IEEE Design &Test, Institute of Electrical and Electronics Engineers (IEEE), 2023, pp. 1–1, doi:10.1109/mdat.2023.3298849.
LibreCat | DOI | Download (ext.)
 
[140]
2023 | Conference Paper | LibreCat-ID: 45830
Jafarzadeh, Hanieh, et al. “Robust Pattern Generation for Small Delay Faults under Process Variations.” IEEE International Test Conference (ITC’23), Anaheim, USA, October 2023, IEEE, 2023.
LibreCat
 
[139]
2022 | Journal Article | LibreCat-ID: 29351
Sadeghi-Kohan, Somayeh, et al. “Stress-Aware Periodic Test of Interconnects.” Journal of Electronic Testing, Springer Science and Business Media LLC, 2022, doi:10.1007/s10836-021-05979-5.
LibreCat | DOI
 
[138]
2022 | Misc | LibreCat-ID: 29890
Sadeghi-Kohan, Somayeh, et al. EM-Aware Interconnect BIST. European Workshop on Silicon Lifecycle Management, March 18, 2022, 2022.
LibreCat
 
[137]
2020 | Conference Paper | LibreCat-ID: 19422
Sprenger, Alexander, et al. “Variation-Aware Test for Logic Interconnects Using Neural Networks - A Case Study.” IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT’20), October 2020, 2020.
LibreCat
 
[136]
2020 | Misc | LibreCat-ID: 15419
Sadeghi-Kohan, Somayeh, and Sybille Hellebrand. Dynamic Multi-Frequency Test Method for Hidden Interconnect Defects. 32. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’20), 16. - 18. Februar 2020, 2020.
LibreCat
 
[135]
2020 | Conference Paper | LibreCat-ID: 29200
Sadeghi-Kohan, Somayeh, and Sybille Hellebrand. “Dynamic Multi-Frequency Test Method for Hidden Interconnect Defects.” 38th IEEE VLSI Test Symposium (VTS), IEEE, 2020, doi:10.1109/vts48691.2020.9107591.
LibreCat | DOI
 
[134]
2020 | Conference Paper | LibreCat-ID: 19421
Holst, Stefan, et al. “Logic Fault Diagnosis of Hidden Delay Defects.” IEEE International Test Conference (ITC’20), November 2020, 2020.
LibreCat
 
[133]
2019 | Misc | LibreCat-ID: 8112
Maaz, Mohammad Urf, et al. A Hybrid Space Compactor for Varying X-Rates. 31. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’19), 2019.
LibreCat
 
[132]
2019 | Journal Article | LibreCat-ID: 8667
Sprenger, Alexander, and Sybille Hellebrand. “Divide and Compact - Stochastic Space Compaction for Faster-than-At-Speed Test.” Journal of Circuits, Systems and Computers, vol. 28, no. 1, World Scientific Publishing Company, 2019, pp. 1–23, doi:10.1142/s0218126619400012.
LibreCat | DOI
 
[131]
2019 | Journal Article | LibreCat-ID: 13048
Kampmann, Matthias, et al. “Built-in Test for Hidden Delay Faults.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 38, no. 10, IEEE, 2019, pp. 1956–68.
LibreCat
 
[130]
2019 | Conference Paper | LibreCat-ID: 12918
Maaz, Mohammad Urf, et al. “A Hybrid Space Compactor for Adaptive X-Handling.” 50th IEEE International Test Conference (ITC), IEEE, 2019, pp. 1–8.
LibreCat
 
[129]
2018 | Misc | LibreCat-ID: 4576
Sprenger, Alexander, and Sybille Hellebrand. Stochastische Kompaktierung für den Hochgeschwindigkeitstest. 30. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’18), 2018.
LibreCat
 
[128]
2018 | Journal Article | LibreCat-ID: 12974
Hellebrand, Sybille, et al. “Guest Editors’ Introduction - Special Issue on Approximate Computing.” IEEE Embedded Systems Letters, vol. 10, no. 1, IEEE, 2018, pp. 1–1, doi:10.1109/les.2018.2789942.
LibreCat | DOI
 
[127]
2018 | Journal Article | LibreCat-ID: 13057
Kampmann, Matthias, and Sybille Hellebrand. “Design For Small Delay Test - A Simulation Study.” Microelectronics Reliability, vol. 80, 2018, pp. 124–33.
LibreCat
 
[126]
2018 | Conference Paper | LibreCat-ID: 4575
Sprenger, Alexander, and Sybille Hellebrand. “Tuning Stochastic Space Compaction to Faster-than-at-Speed Test.” 2018 IEEE 21st International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), IEEE, 2018, doi:10.1109/ddecs.2018.00020.
LibreCat | DOI
 
[125]
2018 | Conference Paper | LibreCat-ID: 10575
Liu, Chang, et al. “Extending Aging Monitors for Early Life and Wear-Out Failure Prevention.” 27th IEEE Asian Test Symposium (ATS’18), 2018, doi:10.1109/ats.2018.00028.
LibreCat | DOI
 
[124]
2017 | Conference Paper | LibreCat-ID: 12973
Deshmukh, Jyotirmoy, et al. “Special Session on Early Life Failures.” 35th IEEE VLSI Test Symposium (VTS’17), IEEE, 2017, doi:10.1109/vts.2017.7928933.
LibreCat | DOI
 
[123]
2017 | Misc | LibreCat-ID: 13078
Kampmann, Matthias, and Sybille Hellebrand. X-Tolerante Prüfzellengruppierung Für Den Test Mit Erhöhter Betriebsfrequenz. 2017.
LibreCat
 
[122]
2017 | Conference Paper | LibreCat-ID: 10576
Kampmann, Matthias, and Sybille Hellebrand. “Design-for-FAST: Supporting X-Tolerant Compaction during Faster-than-at-Speed Test.” 20th IEEE International Symposium on Design & Diagnostics of Electronic Circuits & Systems (DDECS’17), IEEE, 2017, doi:10.1109/ddecs.2017.7934564.
LibreCat | DOI
 
[121]
2016 | Conference Paper | LibreCat-ID: 12975
Kampmann, Matthias, and Sybille Hellebrand. “X Marks the Spot: Scan-Flip-Flop Clustering for Faster-than-at-Speed Test.” 25th IEEE Asian Test Symposium (ATS’16), IEEE, 2016, pp. 1–6, doi:10.1109/ats.2016.20.
LibreCat | DOI
 
[120]
2015 | Conference Paper | LibreCat-ID: 12976
Kampmann, Matthias, et al. “Optimized Selection of Frequencies for Faster-Than-at-Speed Test.” 24th IEEE Asian Test Symposium (ATS’15), IEEE, 2015, pp. 109–14, doi:10.1109/ats.2015.26.
LibreCat | DOI
 
[119]
2015 | Journal Article | LibreCat-ID: 13056
Huang, Zhengfeng, et al. “A High Performance SEU Tolerant Latch.” Journal of Electronic Testing - Theory and Applications (JETTA), vol. 31, no. 4, Springer, 2015, pp. 349–59.
LibreCat
 
[118]
2015 | Misc | LibreCat-ID: 13077
Hellebrand, Sybille, et al. Effiziente Auswahl von Testfrequenzen Für Den Test Kleiner Verzögerungsfehler. 2015.
LibreCat
 
[117]
2014 | Conference Paper | LibreCat-ID: 12977
Hellebrand, Sybille, et al. “FAST-BIST: Faster-than-at-Speed BIST Targeting Hidden Delay Defects.” IEEE International Test Conference (ITC’14), IEEE, 2014, doi:10.1109/test.2014.7035360.
LibreCat | DOI
 
[116]
2014 | Journal Article | LibreCat-ID: 13054
Hellebrand, Sybille, and Hans-Joachim Wunderlich. “SAT-Based ATPG beyond Stuck-at Fault Testing.” DeGruyter Journal on Information Technology (It), vol. 56, no. 4, DeGruyter, 2014, pp. 165–72.
LibreCat
 
[115]
2014 | Journal Article | LibreCat-ID: 13055
Rodriguez Gomez, Laura, et al. “Adaptive Bayesian Diagnosis of Intermittent Faults.” Journal of Electronic Testing - Theory and Applications (JETTA), vol. 30, no. 5, Springer, 2014, pp. 527–40.
LibreCat
 
[114]
2013 | Conference Paper | LibreCat-ID: 12979
Hellebrand, Sybille. “Analyzing and Quantifying Fault Tolerance Properties.” 14th IEEE Latin American Test Workshop - (LATW’13), IEEE, 2013, doi:10.1109/latw.2013.6562662.
LibreCat | DOI
 
[113]
2013 | Misc | LibreCat-ID: 13075
Cook, Alejandro, et al. Adaptive Test and Diagnosis of Intermittent Faults. 2013.
LibreCat
 
[112]
2012 | Conference Paper | LibreCat-ID: 12980
Cook, Alejandro, et al. “Built-in Self-Diagnosis Targeting Arbitrary Defects with Partial Pseudo-Exhaustive Test.” 13th IEEE Latin American Test Workshop (LATW’12), IEEE, 2012, pp. 1–4, doi:10.1109/latw.2012.6261229.
LibreCat | DOI
 
[111]
2012 | Conference Paper | LibreCat-ID: 12981
Cook, Alejandro, et al. “Built-in Self-Diagnosis Exploiting Strong Diagnostic Windows in Mixed-Mode Test.” 17th IEEE European Test Symposium (ETS’12), IEEE, 2012, pp. 1–6, doi:10.1109/ets.2012.6233025.
LibreCat | DOI
 
[110]
2012 | Misc | LibreCat-ID: 13074
Cook, Alejandro, et al. Eingebaute Selbstdiagnose Mit Zufälligen Und Deterministischen Mustern. 2012.
LibreCat
 
[109]
2011 | Conference Paper | LibreCat-ID: 12982
Cook, Alejandro, et al. “Diagnostic Test of Robust Circuits.” 20th IEEE Asian Test Symposium (ATS’11), IEEE, 2011, pp. 285–90, doi:10.1109/ats.2011.55.
LibreCat | DOI
 
[108]
2011 | Conference Paper | LibreCat-ID: 12984
Polian, Ilia, et al. “Towards Variation-Aware Test Methods.” 16th IEEE European Test Symposium Trondheim (ETS’11), IEEE, 2011, doi:10.1109/ets.2011.51.
LibreCat | DOI
 
[107]
2011 | Conference Paper | LibreCat-ID: 13053
Cook, Alejandro, et al. “Robuster Selbsttest Mit Diagnose.” 5. GMM/GI/ITG Fachtagung “Zuverlässigkeit Und Entwurf,” 2011, pp. 48–53.
LibreCat
 
[106]
2011 | Journal Article | LibreCat-ID: 13052
Hopsch, Fabian, et al. “Variation-Aware Fault Modeling.” SCIENCE CHINA Information Sciences, Science China Press, Co-Published with Springer, vol. 54, no. 4, 2011, pp. 1813–26.
LibreCat
 
[105]
2010 | Misc | LibreCat-ID: 10670
Fröse, Viktor, et al. Testdatenkompression Mit Hilfe Der Netzwerkinfrastruktur. 2010.
LibreCat
 
[104]
2010 | Conference Paper | LibreCat-ID: 12987
Becker, Bernd, et al. “Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits.” 40th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W’10), IEEE, 2010, doi:10.1109/dsnw.2010.5542612.
LibreCat | DOI
 
[103]
2010 | Conference Paper | LibreCat-ID: 13051
Hunger, Marc, and Sybille Hellebrand. “Ausbeute Und Fehlertoleranz Bei Dreifach Modularer Redundanz.” 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2010, pp. 81–88.
LibreCat
 
[102]
2010 | Misc | LibreCat-ID: 13073
Hellebrand, Sybille. Nano-Electronic Systems. 2010.
LibreCat
 
[101]
2010 | Conference Paper | LibreCat-ID: 12983
Hopsch, Fabian, et al. “Variation-Aware Fault Modeling.” 19th IEEE Asian Test Symposium (ATS’10), IEEE, 2010, pp. 87–93, doi:10.1109/ats.2010.24.
LibreCat | DOI
 
[100]
2010 | Conference Paper | LibreCat-ID: 12985
Indlekofer, Thomas, et al. “Efficient Test Response Compaction for Robust BIST Using Parity Sequences.” 28th IEEE International Conference on Computer Design (ICCD’10), IEEE, 2010, pp. 480–85, doi:10.1109/iccd.2010.5647648.
LibreCat | DOI
 
[99]
2010 | Conference Paper | LibreCat-ID: 12986
Hunger, Marc, and Sybille Hellebrand. “The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems.” 25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’10), IEEE, 2010, pp. 101–08, doi:10.1109/dft.2010.19.
LibreCat | DOI
 
[98]
2010 | Conference Paper | LibreCat-ID: 12988
Froese, Viktor, et al. “Reusing NoC-Infrastructure for Test Data Compression.” 28th IEEE VLSI Test Symposium (VTS’10), IEEE, 2010, pp. 227–31, doi:10.1109/vts.2010.5469570.
LibreCat | DOI
 
[97]
2010 | Conference Paper | LibreCat-ID: 13049
Becker, Bernd, et al. “Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits.” 4th Workshop on Dependable and Secure Nanocomputing (WDSN’10), (Invited Paper), 2010.
LibreCat
 
[96]
2010 | Conference Paper | LibreCat-ID: 13050
Indlekofer, Thomas, et al. “Robuster Selbsttest Mit Extremer Kompaktierung.” 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2010, pp. 17–24.
LibreCat
 
[95]
2009 | Conference Paper | LibreCat-ID: 12991
Hunger, Marc, et al. “ATPG-Based Grading of Strong Fault-Secureness.” 15th IEEE International On-Line Testing Symposium (IOLTS’09, IEEE, 2009, doi:10.1109/iolts.2009.5196027.
LibreCat | DOI
 
[94]
2009 | Conference Paper | LibreCat-ID: 12990
Hellebrand, Sybille, and Marc Hunger. “Are Robust Circuits Really Robust?” 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’09), (Invited Talk), IEEE, 2009, p. 77, doi:10.1109/dft.2009.28.
LibreCat | DOI
 
[93]
2009 | Conference Paper | LibreCat-ID: 13030
Hunger, Marc, et al. “Robustheitsanalyse Stark Fehlersicherer Schaltungen Mit SAT-Basierter Testmustererzeugung.” 3. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2009.
LibreCat
 
[92]
2008 | Misc | LibreCat-ID: 13033
Coym, Torsten, et al. Ein Verfeinertes Elektrisches Modell Für Teilchentreffer Und Dessen Auswirkung Auf Die Bewertung Der Schaltungsempfindlichkeit. 2008.
LibreCat
 
[91]
2008 | Misc | LibreCat-ID: 13035
Amgalan, Uranmandakh, et al. Testen Mit Rücksetzpunkten - Ein Ansatz Zur Verbesserung Der Ausbeute Bei Robusten Schaltungen. 2008.
LibreCat
 
[90]
2008 | Conference Paper | LibreCat-ID: 12992
Oehler, Philipp, et al. “A Modular Memory BIST for Optimized Memory Repair.” 14th IEEE International On-Line Testing Symposium (IOLTS’08), (Poster), IEEE, 2008, doi:10.1109/iolts.2008.30.
LibreCat | DOI
 
[89]
2008 | Conference Paper | LibreCat-ID: 12994
Amgalan, Uranmandakh, et al. “Signature Rollback - A Technique for Testing Robust Circuits.” 26th IEEE VLSI Test Symposium (VTS’08), IEEE, 2008, pp. 125–30, doi:10.1109/vts.2008.34.
LibreCat | DOI
 
[88]
2008 | Conference Paper | LibreCat-ID: 12993
Hunger, Marc, and Sybille Hellebrand. “Verification and Analysis of Self-Checking Properties through ATPG.” 14th IEEE International On-Line Testing Symposium (IOLTS’08), IEEE, 2008, doi:10.1109/iolts.2008.32.
LibreCat | DOI
 
[87]
2008 | Conference Paper | LibreCat-ID: 13031
Hunger, Marc, and Sybille Hellebrand. “Analyse Selbstprüfender Schaltungen – Nachweis von Fehlersicherheit Und Selbsttestbarkeit Mit ATPG.” 2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2008.
LibreCat
 
[86]
2008 | Conference Paper | LibreCat-ID: 13032
Oehler, Philipp, et al. “Modularer Selbsttest Und Optimierte Reparaturanalyse.” 2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2008.
LibreCat
 
[85]
2007 | Misc | LibreCat-ID: 13038
Hellebrand, Sybille. Reliable Nanoscale Systems - Challenges and Strategies for On- and Offline Testing. 2007.
LibreCat
 
[84]
2007 | Misc | LibreCat-ID: 13039
Ali, Muhammad, et al. An End-to-End Reliability Protocol to Address Transient Faults in Network on Chips. 2007.
LibreCat
 
[83]
2007 | Misc | LibreCat-ID: 13042
Oehler, Philipp, et al. An Integrated Built-in Test and Repair Approach for Memories with 2D Redundancy. 2007.
LibreCat
 
[82]
2007 | Misc | LibreCat-ID: 13043
Hellebrand, Sybille. Qualitätssicherung Für Nanochips - Wie IT-Produkte Zuverlässig Werden. 2007.
LibreCat
 
[81]
2007 | Conference Paper | LibreCat-ID: 12995
Hellebrand, Sybille, et al. “A Refined Electrical Model for Particle Strikes and Its Impact on SEU Prediction.” 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT’07), IEEE, 2007, pp. 50–58, doi:10.1109/dft.2007.43.
LibreCat | DOI
 
[80]
2007 | Conference Paper | LibreCat-ID: 12996
Oehler, Philipp, et al. “Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair.” 10th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS’07), IEEE, 2007, pp. 185–90, doi:10.1109/ddecs.2007.4295278.
LibreCat | DOI
 
[79]
2007 | Conference Paper | LibreCat-ID: 12997
Oehler, Philipp, et al. “An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy.” 12th IEEE European Test Symposium (ETS’07), IEEE, 2007, pp. 91–96, doi:10.1109/ets.2007.10.
LibreCat | DOI
 
[78]
2007 | Conference Paper | LibreCat-ID: 13037
Hellebrand, Sybille, et al. “Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance.” 43rd International Conference on Microelectronics, Devices and Material with the Workshop on Electronic Testing (MIDEM’07), (Invited Paper), 2007.
LibreCat
 
[77]
2007 | Journal Article | LibreCat-ID: 13036
Hellebrand, Sybille, et al. “Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance.” Informacije MIDEM, Ljubljana (Invited Paper), vol. 37, no. 4 (124), 2007, pp. 212–19.
LibreCat
 
[76]
2007 | Journal Article | LibreCat-ID: 13044
Ali, Muhammad, et al. “An Efficient Fault Tolerant Mechanism to Deal with Permanent and Transient Failures in a Network on Chip.” International Journal on High Performance Systems Architecture, vol. 1, no. 2, 2007, pp. 113–23.
LibreCat
 
[75]
2007 | Conference Paper | LibreCat-ID: 13040
Ali, Muhammad, et al. “A Fault Tolerant Mechanism for Handling Permanent and Transient Failures in a Network on Chip.” 4th International Conference on Information Technology: New Generations (ITNG’07), 2007, pp. 1027–32.
LibreCat
 
[74]
2007 | Conference Paper | LibreCat-ID: 13041
Becker, Bernd, et al. “Test Und Zuverlässigkeit Nanoelektronischer Systeme.” 1. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2007.
LibreCat
 
[73]
2006 | Journal Article | LibreCat-ID: 13045
Becker, Bernd, et al. “DFG-Projekt RealTest - Test Und Zuverlässigkeit Nanoelektronischer Systeme.” It - Information Technology, vol. 48, no. 5, 2006, pp. 305–11.
LibreCat
 
[72]
2005 | Misc | LibreCat-ID: 13101
Ali, Muhammad, et al. Dynamic Routing: A Prerequisite for Reliable NoCs. 2005.
LibreCat
 
[71]
2005 | Misc | LibreCat-ID: 13102
Oehler, Philipp, and Sybille Hellebrand. Power Consumption Versus Error Correcting Capabilities in Embedded DRAMs - A Case Study. 2005.
LibreCat
 
[70]
2005 | Conference Paper | LibreCat-ID: 12999
Ali, Muhammad, et al. “Considerations for Fault-Tolerant Networks on Chips.” IEEE International Conference on Microelectronics (ICM’05), IEEE, 2005, doi:10.1109/icm.2005.1590063.
LibreCat | DOI
 
[69]
2005 | Conference Paper | LibreCat-ID: 13000
Oehler, Philipp, and Sybille Hellebrand. “Low Power Embedded DRAMs with High Quality Error Correcting Capabilities.” 10th IEEE European Test Symposium (ETS’05), IEEE, 2005, pp. 148–53, doi:10.1109/ets.2005.28.
LibreCat | DOI
 
[68]
2005 | Conference Paper | LibreCat-ID: 12998
Ali, Muhammad, et al. “A Dynamic Routing Mechanism for Network on Chip.” 23rd IEEE NORCHIP Conference, IEEE, 2005, pp. 70–73, doi:10.1109/norchp.2005.1596991.
LibreCat | DOI
 
[67]
2004 | Misc | LibreCat-ID: 13099
Breu, Ruth, et al. Im Westen Viel Neues - Informatik an Der Universität Innsbruck. 2004.
LibreCat
 
[66]
2004 | Misc | LibreCat-ID: 13100
Hellebrand, Sybille, et al. Data Compression for Multiple Scan Chains Using Dictionaries with Corrections. 2004.
LibreCat
 
[65]
2004 | Conference Paper | LibreCat-ID: 13001
Wuertenberger, Armin, et al. “Data Compression for Multiple Scan Chains Using Dictionaries with Corrections.” IEEE International Test Conference (ITC’04), IEEE, 2004, pp. 926–35, doi:10.1109/test.2004.1387357.
LibreCat | DOI
 
[64]
2003 | Misc | LibreCat-ID: 13098
Breu, Ruth, et al. Experiences from Teaching Software Development in a Java Environment. 2003.
LibreCat
 
[63]
2003 | Conference Paper | LibreCat-ID: 13002
Wuertenberger, Armin, et al. “A Hybrid Coding Strategy for Optimized Test Data Compression.” IEEE International Test Conference (ITC’03), IEEE, 2003, pp. 451–59, doi:10.1109/test.2003.1270870.
LibreCat | DOI
 
[62]
2002 | Misc | LibreCat-ID: 13097
Hellebrand, Sybille, and Armin Wuertenberger. Alternating Run-Length Coding: A Technique for Improved Test Data Compression. 2002.
LibreCat
 
[61]
2002 | Journal Article | LibreCat-ID: 13003
Hellebrand, Sybille, et al. “Efficient Online and Offline Testing of Embedded DRAMs.” IEEE Transactions on Computers, vol. 51, no. 7, IEEE, 2002, pp. 801–09, doi:10.1109/tc.2002.1017700.
LibreCat | DOI
 
[60]
2002 | Journal Article | LibreCat-ID: 13069
Hellebrand, Sybille, et al. “Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST.” Journal of Electronic Testing - Theory and Applications (JETTA), vol. 18, no. 2, 2002, pp. 157–68.
LibreCat
 
[59]
2002 | Journal Article | LibreCat-ID: 13070
Liang, Huaguo, et al. “A Mixed-Mode BIST Scheme Based on Folding Compression.” Journal on Computer Science and Technology, vol. 17, no. 2, 2002, pp. 203–12.
LibreCat
 
[58]
2001 | Misc | LibreCat-ID: 13096
Liang, Hua-Guo, et al. Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. 2001.
LibreCat
 
[57]
2001 | Conference Paper | LibreCat-ID: 13004
Liang, Hua-Guo, et al. “Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST.” IEEE International Test Conference (ITC’01), IEEE, 2001, pp. 894–902, doi:10.1109/test.2001.966712.
LibreCat | DOI
 
[56]
2001 | Journal Article | LibreCat-ID: 13047
Liang, Hua-Guo, et al. “Deterministic BIST Scheme Based on Reseeding of Folding Counters.” Journal of Computer Research and Development, (Jisuanji Yanjiu Yu Fazhan), vol. 38, no. 8, 2001, p. 931.
LibreCat
 
[55]
2001 | Journal Article | LibreCat-ID: 13068
Hellebrand, Sybille, et al. “A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters.” Journal of Electronic Testing - Theory and Applications (JETTA), vol. 17, no. 3/4, 2001, pp. 341–49.
LibreCat
 
[54]
2000 | Misc | LibreCat-ID: 13094
Hellebrand, Sybille, and Hans-Joachim Wunderlich. Hardwarepraktikum Im Diplomstudiengang Informatik. 2000.
LibreCat
 
[53]
2000 | Misc | LibreCat-ID: 13095
Hellebrand, Sybille, et al. A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters. 2000.
LibreCat
 
[52]
2000 | Conference Paper | LibreCat-ID: 13005
Hellebrand, Sybille, et al. “A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters.” IEEE International Test Conference (ITC’00), IEEE, 2000, pp. 778–84, doi:10.1109/test.2000.894274.
LibreCat | DOI
 
[51]
1999 | Book | LibreCat-ID: 13065
Hellebrand, Sybille. Selbsttestbare Steuerwerke - Strukturen Und Syntheseverfahren. Verlag Dr. Kovac, Hamburg, 1999.
LibreCat
 
[50]
1999 | Misc | LibreCat-ID: 13093
Hellebrand, Sybille, et al. Exploiting Symmetries to Speed Up Transparent BIST. 1999.
LibreCat
 
[49]
1999 | Conference Paper | LibreCat-ID: 13006
Hellebrand, Sybille, et al. “Error Detecting Refreshment for Embedded DRAMs.” 17th IEEE VLSI Test Symposium (VTS’99), IEEE, 1999, pp. 384–90, doi:10.1109/vtest.1999.766693.
LibreCat | DOI
 
[48]
1999 | Conference Paper | LibreCat-ID: 13066
N. Yarmolik, Vyacheslav, et al. “Transparent Word-Oriented Memory BIST Based on Symmetric March Algorithms.” Third European Dependable Computing Conference (EDCC-3), 1999.
LibreCat
 
[47]
1999 | Conference Paper | LibreCat-ID: 13067
Hellebrand, Sybille, et al. “Symmetric Transparent BIST for RAMs.” Design Automation and Test in Europe (DATE’99), 1999, pp. 702–07.
LibreCat
 
[46]
1998 | Report | LibreCat-ID: 13029
Hellebrand, Sybille, and Hans-Joachim Wunderlich. Test Und Synthese Schneller Eingebetteter Systeme. 1998.
LibreCat
 
[45]
1998 | Misc | LibreCat-ID: 13091
N. Yarmolik, Vyacheslav, et al. Efficient Consistency Checking for Embedded Memories. 1998.
LibreCat
 
[44]
1998 | Misc | LibreCat-ID: 13092
N. Yarmolik, Vyacheslav, et al. Efficient Consistency Checking for Embedded Memories. 1998.
LibreCat
 
[43]
1998 | Book Chapter | LibreCat-ID: 13060
Hellebrand, Sybille, et al. “Mixed-Mode BIST Using Embedded Processors.” Mixed-Mode BIST Using Embedded Processors, Kluwer Academic Publishers, 1998.
LibreCat
 
[42]
1998 | Journal Article | LibreCat-ID: 13061
Hellebrand, Sybille, et al. “Mixed-Mode BIST Using Embedded Processors.” Journal of Electronic Testing Theory and Applications - JETTA, vol. 12, no. 1/2, 1998, pp. 127–38.
LibreCat
 
[41]
1998 | Journal Article | LibreCat-ID: 13064
Hellebrand, Sybille, et al. “Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications.” IEEE Design and Test, vol. 15, no. 4, IEEE, 1998, pp. 36–41.
LibreCat
 
[40]
1998 | Conference Paper | LibreCat-ID: 13007
Hertwig, Andre, et al. “Fast Self-Recovering Controllers.” 16th IEEE VLSI Test Symposium (VTS’98), IEEE, 1998, pp. 296–302, doi:10.1109/vtest.1998.670883.
LibreCat | DOI
 
[39]
1998 | Conference Paper | LibreCat-ID: 13008
Hellebrand, Sybille, et al. “Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs.” Design Automation and Test in Europe (DATE’98), 1998, pp. 173–79, doi:10.1109/date.1998.655853.
LibreCat | DOI
 
[38]
1998 | Conference Paper | LibreCat-ID: 13063
N. Yarmolik, Vyacheslav, et al. “New Transparent RAM BIST Based on Self-Adjusting Output Data Compression.” Design & Diagnostics of Electronic Circuits & Systems (DDECS’98), 1998, pp. 27–33.
LibreCat
 
[37]
1997 | Misc | LibreCat-ID: 13089
Tsai, Kun-Han, et al. STARBIST: Scan Autocorrelated Random Pattern Generation. 1997.
LibreCat
 
[36]
1997 | Misc | LibreCat-ID: 13090
Hertwig, Andre, et al. Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications. 1997.
LibreCat
 
[35]
1997 | Conference Paper | LibreCat-ID: 13009
Tsai, Kun-Han, et al. “STARBIST: Scan Autocorrelated Random Pattern Generation.” 34th ACM/IEEE Design Automation Conference (DAC’97), IEEE, 1997, doi:10.1109/dac.1997.597194.
LibreCat | DOI
 
[34]
1996 | Misc | LibreCat-ID: 13087
Hellebrand, Sybille, and Hans-Joachim Wunderlich. Using Embedded Processors for BIST. 1996.
LibreCat
 
[33]
1996 | Misc | LibreCat-ID: 13088
Hellebrand, Sybille, et al. Mixed-Mode BIST Using Embedded Processors. 1996.
LibreCat
 
[32]
1996 | Conference Paper | LibreCat-ID: 13010
Hellebrand, Sybille, et al. “Mixed-Mode BIST Using Embedded Processors.” IEEE International Test Conference (ITC’96), IEEE, 1996, pp. 195–204, doi:10.1109/test.1996.556962.
LibreCat | DOI
 
[31]
1995 | Report | LibreCat-ID: 13026
Hellebrand, Sybille, and Hans-Joachim Wunderlich. Synthesis Procedures for Self-Testable Controllers. 1995.
LibreCat
 
[30]
1995 | Report | LibreCat-ID: 13027
Hellebrand, Sybille, et al. Evaluation of Self-Testable Controller Architectures Based on Realistic Fault Analysis. 1995.
LibreCat
 
[29]
1995 | Report | LibreCat-ID: 13028
Hellebrand, Sybille, et al. Partitioning of CMOS-Circuits for On-Chip IDDQ-Testing. 1995.
LibreCat
 
[28]
1995 | Misc | LibreCat-ID: 13086
Hellebrand, Sybille, et al. Pattern Generation for a Deterministic BIST Scheme. 1995.
LibreCat
 
[27]
1995 | Journal Article | LibreCat-ID: 13011
Hellebrand, Sybille, et al. “Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers.” IEEE Transactions on Computers, vol. 44, no. 2, IEEE, 1995, pp. 223–33, doi:10.1109/12.364534.
LibreCat | DOI
 
[26]
1995 | Conference Paper | LibreCat-ID: 13012
Hellebrand, Sybille, et al. “Pattern Generation for a Deterministic BIST Scheme.” ACM/IEEE International Conference on Computer Aided Design (ICCAD’95), IEEE, 1995, pp. 88–94, doi:10.1109/iccad.1995.479997.
LibreCat | DOI
 
[25]
1994 | Report | LibreCat-ID: 13024
Hellebrand, Sybille, et al. Synthesis for Off-Line Testability. 1994.
LibreCat
 
[24]
1994 | Report | LibreCat-ID: 13025
Hellebrand, Sybille, et al. Chip Level Test Planning for Controlling the Tradeoff between Hardware Overhead and Test Time. 1994.
LibreCat
 
[23]
1994 | Misc | LibreCat-ID: 13083
Venkataraman, Srikanth, et al. Effiziente Testsatzkodierung Für Prüfpfad-Basierte Selbsttestarchitekturen. 1994.
LibreCat
 
[22]
1994 | Misc | LibreCat-ID: 13084
Hellebrand, Sybille, and Hans-Joachim Wunderlich. Ein Verfahren Zur Testfreundlichen Steuerwerkssynthese. 1994.
LibreCat
 
[21]
1994 | Misc | LibreCat-ID: 13085
Hellebrand, Sybille, et al. Synthesis for Testability - the ARCHIMEDES Approach. 1994.
LibreCat
 
[20]
1994 | Conference Paper | LibreCat-ID: 13014
Hellebrand, Sybille, and Hans-Joachim Wunderlich. “An Efficient Procedure for the Synthesis of Fast Self-Testable Controller Structures.” ACM/IEEE International Conference on Computer-Aided Design (ICCAD’94), IEEE, 1994, pp. 110–16, doi:10.1109/iccad.1994.629752.
LibreCat | DOI
 
[19]
1994 | Conference Paper | LibreCat-ID: 13059
Hellebrand, Sybille, and Hans-Joachim Wunderlich. “Synthese Schneller Selbsttestbarer Steuerwerke.” Tagungsband Der GI/GME/ITG-Fachtagung \& Rechnergestützter Entwurf Und Architektur Mikroelektronischer Systeme, 1994, pp. 3–11.
LibreCat
 
[18]
1994 | Conference Paper | LibreCat-ID: 13013
Hellebrand, Sybille, and Hans-Joachim Wunderlich. “Synthesis of Self-Testable Controllers.” European Design and Test Conference (EDAC/ETC/EUROASIC), 1994, pp. 580–85, doi:10.1109/edtc.1994.326815.
LibreCat | DOI
 
[17]
1993 | Misc | LibreCat-ID: 13081
Hellebrand, Sybille, et al. Effiziente Erzeugung Deterministischer Muster Im Selbsttest. 1993.
LibreCat
 
[16]
1993 | Misc | LibreCat-ID: 13082
Hellebrand, Sybille, and Hans-Joachim Wunderlich. Synthesis of Self-Testable Controllers. 1993.
LibreCat
 
[15]
1993 | Conference Paper | LibreCat-ID: 13015
Venkataraman, Srikanth, et al. “An Efficient Bist Scheme Based On Reseeding Of Multiple Polynomial Linear Feedback Shift Registers.” ACM/IEEE International Conference on Computer Aided Design (ICCAD’93), IEEE, 1993, doi:10.1109/iccad.1993.580117.
LibreCat | DOI
 
[14]
1992 | Report | LibreCat-ID: 13023
Hellebrand, Sybille, et al. Generation of Vector Patterns through Reseeding of Multiple-Polynomial LFSRs. 1992.
LibreCat
 
[13]
1992 | Misc | LibreCat-ID: 13076
Hellebrand, Sybille, et al. Generation of Vector Patterns through Reseeding of Multiple-Polynomial LFSRs. 1992.
LibreCat
 
[12]
1992 | Misc | LibreCat-ID: 13080
Hellebrand, Sybille, et al. Generation of Vector Patterns through Reseeding of Multiple-Polynomial LFSRs. 1992.
LibreCat
 
[11]
1992 | Journal Article | LibreCat-ID: 13017
Wunderlich, Hans-Joachim, and Sybille Hellebrand. “The Pseudoexhaustive Test of Sequential Circuits.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 11, no. 1, Institute of Electrical and Electronics Engineers (IEEE), 1992, pp. 26–33, doi:10.1109/43.108616.
LibreCat | DOI
 
[10]
1992 | Conference Paper | LibreCat-ID: 13016
Hellebrand, Sybille, et al. “Generation of Vector Patterns through Reseeding of Multiple-Polynomial Linear Feedback Shift Registers.” IEEE International Test Conference (ITC’92), IEEE, 1992, pp. 120–29, doi:10.1109/test.1992.527812.
LibreCat | DOI
 
[9]
1991 | Book | LibreCat-ID: 13034
Hellebrand, Sybille. Synthese Vollständig Testbarer Schaltungen. Verlag Düsseldorf: VDI Verlag, 1991.
LibreCat
 
[8]
1990 | Misc | LibreCat-ID: 13103
Hellebrand, Sybille, et al. Generating Pseudo-Exhaustive Vectors for External Testing. 1990.
LibreCat
 
[7]
1990 | Conference Paper | LibreCat-ID: 13018
Hellebrand, Sybille, and Hans-Joachim Wunderlich. “Tools and Devices Supporting the Pseudo-Exhaustive Test.” European Design Automation Conference (EDAC’90), IEEE, 1990, pp. 13–17, doi:10.1109/edac.1990.136612.
LibreCat | DOI
 
[6]
1990 | Conference Paper | LibreCat-ID: 13019
Hellebrand, Sybille, et al. “Generating Pseudo-Exhaustive Vectors for External Testing.” IEEE International Test Conference (ITC’90), IEEE, 1990, pp. 670–79, doi:10.1109/test.1990.114082.
LibreCat | DOI
 
[5]
1989 | Conference Paper | LibreCat-ID: 13020
Wunderlich, Hans-Joachim, and Sybille Hellebrand. “The Pseudo-Exhaustive Test of Sequential Circuits.” IEEE International Test Conference (ITC’89), IEEE, 1989, pp. 19–27, doi:10.1109/test.1989.82273.
LibreCat | DOI
 
[4]
1988 | Conference Paper | LibreCat-ID: 13021
Wunderlich, Hans-Joachim, and Sybille Hellebrand. “Generating Pattern Sequences for the Pseudo-Exhaustive Test of MOS-Circuits.” 18th International Symposium on Fault-Tolerant Computing, FTCS-18, 1988, pp. 36–45, doi:10.1109/ftcs.1988.5294.
LibreCat | DOI
 
[3]
1988 | Conference Paper | LibreCat-ID: 13058
Schmid, Detlef, et al. “Integrated Tools for Automatic Design for Testability.” Tool Integration and Design Environments, F.J. Rammig (Editor), Amsterdam: Elsevier Science Publishers B.V.(North Holland), IFIP, 1988, pp. 233–58.
LibreCat
 
[2]
1988 | Conference Paper | LibreCat-ID: 13062
Hellebrand, Sybille, and Hans-Joachim Wunderlich. “Automatisierung Des Entwurfs Vollständig Testbarer Schaltungen.” GI - 18. Jahrestagung II, Hamburg, 1988, Informatik-Fachberichte 188, Springer Verlag, 1988, pp. 145–59.
LibreCat
 
[1]
1986 | Report | LibreCat-ID: 13022
Hellebrand, Sybille. Deformation Dicker Punkte Und Netze von Quadriken. 1986.
LibreCat
 

Search

Filter Publications

Display / Sort

Citation Style: MLA

Export / Embed

151 Publications

Mark all

[151]
2024 | Conference Paper | LibreCat-ID: 52744
Jafarzadeh, Hanieh, et al. “Time and Space Optimized Storage-Based BIST under Multiple Voltages and Variations.” European Test Symposium, The Hague, Netherlands, May 20-24, 2024, IEEE, p. 6.
LibreCat
 
[150]
2024 | Conference Paper | LibreCat-ID: 52742
Jafarzadeh, Hanieh, et al. “Vmin Testing under Variations: Defect vs. Fault Coverage.” IEEE Latin American Test Symposium (LATS), Maceió, Brazil, April 9-12, 2024, IEEE, p. 6.
LibreCat
 
[149]
2024 | Conference Paper | LibreCat-ID: 52743
Hellebrand, Sybille, et al. “Functional Safety and Reliability of Interconnects throughout the Silicon Life Cycle.” International Symposium of EDA (ISEDA), Xi’an, China, May 10-13, 2024, p. 1.
LibreCat
 
[148]
2024 | Conference Paper | LibreCat-ID: 52745
Wunderlich, Hans-Joachim, et al. “Robust Test of Small Delay Faults under  PVT-Variations.” International Symposium of EDA (ISEDA), Xi’an, China, May 10-13, 2024, p. 1.
LibreCat
 
[147]
2024 | Misc | LibreCat-ID: 50284
Stiballe, Alisa, et al. Modeling Crosstalk-Induced Interconnect Delay with Polynomial Regression. 37. ITG / GMM / GI -Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”  (TuZ’24), Feb. 2024, 2024.
LibreCat
 
[146]
2024 | Misc | LibreCat-ID: 51799
Ustimova, Magdalina, et al. Crosstalk-Aware Simulation of Interconnects Using Artificial Neural Networks. 37. ITG / GMM / GI -Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen”  (TuZ’24), Feb. 2024, 2024.
LibreCat
 
[145]
2023 | Misc | LibreCat-ID: 35204
Ghazal, Abdulkarim, et al. On Cryptography Effects on Interconnect Reliability. 35. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’23), Feb. 2023, 2023.
LibreCat
 
[144]
2023 | Conference Paper | LibreCat-ID: 41875
Badran, Abdalrhman, et al. “Approximate Computing: Balancing Performance, Power, Reliability, and Safety.” 28th IEEE European Test Symposium (ETS’23), May 2023, 2023.
LibreCat
 
[143]
2023 | Conference Paper | LibreCat-ID: 46739
Sadeghi-Kohan, Somayeh, et al. “Low Power Streaming of Sensor Data Using Gray Code-Based Approximate Communication.” 2023 53rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W), IEEE, 2023, doi:10.1109/dsn-w58399.2023.00056.
LibreCat | DOI
 
[142]
2023 | Conference Paper | LibreCat-ID: 46738
Sadeghi-Kohan, Somayeh, et al. “Optimizing the Streaming of Sensor Data with Approximate Communication.” IEEE Asian Test Symposium (ATS’23), October 2023, 2023.
LibreCat
 
[141]
2023 | Journal Article | LibreCat-ID: 46264
Sadeghi-Kohan, Somayeh, et al. “Workload-Aware Periodic Interconnect BIST.” IEEE Design &Test, Institute of Electrical and Electronics Engineers (IEEE), 2023, pp. 1–1, doi:10.1109/mdat.2023.3298849.
LibreCat | DOI | Download (ext.)
 
[140]
2023 | Conference Paper | LibreCat-ID: 45830
Jafarzadeh, Hanieh, et al. “Robust Pattern Generation for Small Delay Faults under Process Variations.” IEEE International Test Conference (ITC’23), Anaheim, USA, October 2023, IEEE, 2023.
LibreCat
 
[139]
2022 | Journal Article | LibreCat-ID: 29351
Sadeghi-Kohan, Somayeh, et al. “Stress-Aware Periodic Test of Interconnects.” Journal of Electronic Testing, Springer Science and Business Media LLC, 2022, doi:10.1007/s10836-021-05979-5.
LibreCat | DOI
 
[138]
2022 | Misc | LibreCat-ID: 29890
Sadeghi-Kohan, Somayeh, et al. EM-Aware Interconnect BIST. European Workshop on Silicon Lifecycle Management, March 18, 2022, 2022.
LibreCat
 
[137]
2020 | Conference Paper | LibreCat-ID: 19422
Sprenger, Alexander, et al. “Variation-Aware Test for Logic Interconnects Using Neural Networks - A Case Study.” IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT’20), October 2020, 2020.
LibreCat
 
[136]
2020 | Misc | LibreCat-ID: 15419
Sadeghi-Kohan, Somayeh, and Sybille Hellebrand. Dynamic Multi-Frequency Test Method for Hidden Interconnect Defects. 32. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’20), 16. - 18. Februar 2020, 2020.
LibreCat
 
[135]
2020 | Conference Paper | LibreCat-ID: 29200
Sadeghi-Kohan, Somayeh, and Sybille Hellebrand. “Dynamic Multi-Frequency Test Method for Hidden Interconnect Defects.” 38th IEEE VLSI Test Symposium (VTS), IEEE, 2020, doi:10.1109/vts48691.2020.9107591.
LibreCat | DOI
 
[134]
2020 | Conference Paper | LibreCat-ID: 19421
Holst, Stefan, et al. “Logic Fault Diagnosis of Hidden Delay Defects.” IEEE International Test Conference (ITC’20), November 2020, 2020.
LibreCat
 
[133]
2019 | Misc | LibreCat-ID: 8112
Maaz, Mohammad Urf, et al. A Hybrid Space Compactor for Varying X-Rates. 31. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’19), 2019.
LibreCat
 
[132]
2019 | Journal Article | LibreCat-ID: 8667
Sprenger, Alexander, and Sybille Hellebrand. “Divide and Compact - Stochastic Space Compaction for Faster-than-At-Speed Test.” Journal of Circuits, Systems and Computers, vol. 28, no. 1, World Scientific Publishing Company, 2019, pp. 1–23, doi:10.1142/s0218126619400012.
LibreCat | DOI
 
[131]
2019 | Journal Article | LibreCat-ID: 13048
Kampmann, Matthias, et al. “Built-in Test for Hidden Delay Faults.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 38, no. 10, IEEE, 2019, pp. 1956–68.
LibreCat
 
[130]
2019 | Conference Paper | LibreCat-ID: 12918
Maaz, Mohammad Urf, et al. “A Hybrid Space Compactor for Adaptive X-Handling.” 50th IEEE International Test Conference (ITC), IEEE, 2019, pp. 1–8.
LibreCat
 
[129]
2018 | Misc | LibreCat-ID: 4576
Sprenger, Alexander, and Sybille Hellebrand. Stochastische Kompaktierung für den Hochgeschwindigkeitstest. 30. Workshop “Testmethoden und Zuverlässigkeit von Schaltungen und Systemen” (TuZ’18), 2018.
LibreCat
 
[128]
2018 | Journal Article | LibreCat-ID: 12974
Hellebrand, Sybille, et al. “Guest Editors’ Introduction - Special Issue on Approximate Computing.” IEEE Embedded Systems Letters, vol. 10, no. 1, IEEE, 2018, pp. 1–1, doi:10.1109/les.2018.2789942.
LibreCat | DOI
 
[127]
2018 | Journal Article | LibreCat-ID: 13057
Kampmann, Matthias, and Sybille Hellebrand. “Design For Small Delay Test - A Simulation Study.” Microelectronics Reliability, vol. 80, 2018, pp. 124–33.
LibreCat
 
[126]
2018 | Conference Paper | LibreCat-ID: 4575
Sprenger, Alexander, and Sybille Hellebrand. “Tuning Stochastic Space Compaction to Faster-than-at-Speed Test.” 2018 IEEE 21st International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), IEEE, 2018, doi:10.1109/ddecs.2018.00020.
LibreCat | DOI
 
[125]
2018 | Conference Paper | LibreCat-ID: 10575
Liu, Chang, et al. “Extending Aging Monitors for Early Life and Wear-Out Failure Prevention.” 27th IEEE Asian Test Symposium (ATS’18), 2018, doi:10.1109/ats.2018.00028.
LibreCat | DOI
 
[124]
2017 | Conference Paper | LibreCat-ID: 12973
Deshmukh, Jyotirmoy, et al. “Special Session on Early Life Failures.” 35th IEEE VLSI Test Symposium (VTS’17), IEEE, 2017, doi:10.1109/vts.2017.7928933.
LibreCat | DOI
 
[123]
2017 | Misc | LibreCat-ID: 13078
Kampmann, Matthias, and Sybille Hellebrand. X-Tolerante Prüfzellengruppierung Für Den Test Mit Erhöhter Betriebsfrequenz. 2017.
LibreCat
 
[122]
2017 | Conference Paper | LibreCat-ID: 10576
Kampmann, Matthias, and Sybille Hellebrand. “Design-for-FAST: Supporting X-Tolerant Compaction during Faster-than-at-Speed Test.” 20th IEEE International Symposium on Design & Diagnostics of Electronic Circuits & Systems (DDECS’17), IEEE, 2017, doi:10.1109/ddecs.2017.7934564.
LibreCat | DOI
 
[121]
2016 | Conference Paper | LibreCat-ID: 12975
Kampmann, Matthias, and Sybille Hellebrand. “X Marks the Spot: Scan-Flip-Flop Clustering for Faster-than-at-Speed Test.” 25th IEEE Asian Test Symposium (ATS’16), IEEE, 2016, pp. 1–6, doi:10.1109/ats.2016.20.
LibreCat | DOI
 
[120]
2015 | Conference Paper | LibreCat-ID: 12976
Kampmann, Matthias, et al. “Optimized Selection of Frequencies for Faster-Than-at-Speed Test.” 24th IEEE Asian Test Symposium (ATS’15), IEEE, 2015, pp. 109–14, doi:10.1109/ats.2015.26.
LibreCat | DOI
 
[119]
2015 | Journal Article | LibreCat-ID: 13056
Huang, Zhengfeng, et al. “A High Performance SEU Tolerant Latch.” Journal of Electronic Testing - Theory and Applications (JETTA), vol. 31, no. 4, Springer, 2015, pp. 349–59.
LibreCat
 
[118]
2015 | Misc | LibreCat-ID: 13077
Hellebrand, Sybille, et al. Effiziente Auswahl von Testfrequenzen Für Den Test Kleiner Verzögerungsfehler. 2015.
LibreCat
 
[117]
2014 | Conference Paper | LibreCat-ID: 12977
Hellebrand, Sybille, et al. “FAST-BIST: Faster-than-at-Speed BIST Targeting Hidden Delay Defects.” IEEE International Test Conference (ITC’14), IEEE, 2014, doi:10.1109/test.2014.7035360.
LibreCat | DOI
 
[116]
2014 | Journal Article | LibreCat-ID: 13054
Hellebrand, Sybille, and Hans-Joachim Wunderlich. “SAT-Based ATPG beyond Stuck-at Fault Testing.” DeGruyter Journal on Information Technology (It), vol. 56, no. 4, DeGruyter, 2014, pp. 165–72.
LibreCat
 
[115]
2014 | Journal Article | LibreCat-ID: 13055
Rodriguez Gomez, Laura, et al. “Adaptive Bayesian Diagnosis of Intermittent Faults.” Journal of Electronic Testing - Theory and Applications (JETTA), vol. 30, no. 5, Springer, 2014, pp. 527–40.
LibreCat
 
[114]
2013 | Conference Paper | LibreCat-ID: 12979
Hellebrand, Sybille. “Analyzing and Quantifying Fault Tolerance Properties.” 14th IEEE Latin American Test Workshop - (LATW’13), IEEE, 2013, doi:10.1109/latw.2013.6562662.
LibreCat | DOI
 
[113]
2013 | Misc | LibreCat-ID: 13075
Cook, Alejandro, et al. Adaptive Test and Diagnosis of Intermittent Faults. 2013.
LibreCat
 
[112]
2012 | Conference Paper | LibreCat-ID: 12980
Cook, Alejandro, et al. “Built-in Self-Diagnosis Targeting Arbitrary Defects with Partial Pseudo-Exhaustive Test.” 13th IEEE Latin American Test Workshop (LATW’12), IEEE, 2012, pp. 1–4, doi:10.1109/latw.2012.6261229.
LibreCat | DOI
 
[111]
2012 | Conference Paper | LibreCat-ID: 12981
Cook, Alejandro, et al. “Built-in Self-Diagnosis Exploiting Strong Diagnostic Windows in Mixed-Mode Test.” 17th IEEE European Test Symposium (ETS’12), IEEE, 2012, pp. 1–6, doi:10.1109/ets.2012.6233025.
LibreCat | DOI
 
[110]
2012 | Misc | LibreCat-ID: 13074
Cook, Alejandro, et al. Eingebaute Selbstdiagnose Mit Zufälligen Und Deterministischen Mustern. 2012.
LibreCat
 
[109]
2011 | Conference Paper | LibreCat-ID: 12982
Cook, Alejandro, et al. “Diagnostic Test of Robust Circuits.” 20th IEEE Asian Test Symposium (ATS’11), IEEE, 2011, pp. 285–90, doi:10.1109/ats.2011.55.
LibreCat | DOI
 
[108]
2011 | Conference Paper | LibreCat-ID: 12984
Polian, Ilia, et al. “Towards Variation-Aware Test Methods.” 16th IEEE European Test Symposium Trondheim (ETS’11), IEEE, 2011, doi:10.1109/ets.2011.51.
LibreCat | DOI
 
[107]
2011 | Conference Paper | LibreCat-ID: 13053
Cook, Alejandro, et al. “Robuster Selbsttest Mit Diagnose.” 5. GMM/GI/ITG Fachtagung “Zuverlässigkeit Und Entwurf,” 2011, pp. 48–53.
LibreCat
 
[106]
2011 | Journal Article | LibreCat-ID: 13052
Hopsch, Fabian, et al. “Variation-Aware Fault Modeling.” SCIENCE CHINA Information Sciences, Science China Press, Co-Published with Springer, vol. 54, no. 4, 2011, pp. 1813–26.
LibreCat
 
[105]
2010 | Misc | LibreCat-ID: 10670
Fröse, Viktor, et al. Testdatenkompression Mit Hilfe Der Netzwerkinfrastruktur. 2010.
LibreCat
 
[104]
2010 | Conference Paper | LibreCat-ID: 12987
Becker, Bernd, et al. “Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits.” 40th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W’10), IEEE, 2010, doi:10.1109/dsnw.2010.5542612.
LibreCat | DOI
 
[103]
2010 | Conference Paper | LibreCat-ID: 13051
Hunger, Marc, and Sybille Hellebrand. “Ausbeute Und Fehlertoleranz Bei Dreifach Modularer Redundanz.” 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2010, pp. 81–88.
LibreCat
 
[102]
2010 | Misc | LibreCat-ID: 13073
Hellebrand, Sybille. Nano-Electronic Systems. 2010.
LibreCat
 
[101]
2010 | Conference Paper | LibreCat-ID: 12983
Hopsch, Fabian, et al. “Variation-Aware Fault Modeling.” 19th IEEE Asian Test Symposium (ATS’10), IEEE, 2010, pp. 87–93, doi:10.1109/ats.2010.24.
LibreCat | DOI
 
[100]
2010 | Conference Paper | LibreCat-ID: 12985
Indlekofer, Thomas, et al. “Efficient Test Response Compaction for Robust BIST Using Parity Sequences.” 28th IEEE International Conference on Computer Design (ICCD’10), IEEE, 2010, pp. 480–85, doi:10.1109/iccd.2010.5647648.
LibreCat | DOI
 
[99]
2010 | Conference Paper | LibreCat-ID: 12986
Hunger, Marc, and Sybille Hellebrand. “The Impact of Manufacturing Defects on the Fault Tolerance of TMR-Systems.” 25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’10), IEEE, 2010, pp. 101–08, doi:10.1109/dft.2010.19.
LibreCat | DOI
 
[98]
2010 | Conference Paper | LibreCat-ID: 12988
Froese, Viktor, et al. “Reusing NoC-Infrastructure for Test Data Compression.” 28th IEEE VLSI Test Symposium (VTS’10), IEEE, 2010, pp. 227–31, doi:10.1109/vts.2010.5469570.
LibreCat | DOI
 
[97]
2010 | Conference Paper | LibreCat-ID: 13049
Becker, Bernd, et al. “Massive Statistical Process Variations - A Grand Challenge for Testing Nanoelectronic Circuits.” 4th Workshop on Dependable and Secure Nanocomputing (WDSN’10), (Invited Paper), 2010.
LibreCat
 
[96]
2010 | Conference Paper | LibreCat-ID: 13050
Indlekofer, Thomas, et al. “Robuster Selbsttest Mit Extremer Kompaktierung.” 4. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2010, pp. 17–24.
LibreCat
 
[95]
2009 | Conference Paper | LibreCat-ID: 12991
Hunger, Marc, et al. “ATPG-Based Grading of Strong Fault-Secureness.” 15th IEEE International On-Line Testing Symposium (IOLTS’09, IEEE, 2009, doi:10.1109/iolts.2009.5196027.
LibreCat | DOI
 
[94]
2009 | Conference Paper | LibreCat-ID: 12990
Hellebrand, Sybille, and Marc Hunger. “Are Robust Circuits Really Robust?” 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’09), (Invited Talk), IEEE, 2009, p. 77, doi:10.1109/dft.2009.28.
LibreCat | DOI
 
[93]
2009 | Conference Paper | LibreCat-ID: 13030
Hunger, Marc, et al. “Robustheitsanalyse Stark Fehlersicherer Schaltungen Mit SAT-Basierter Testmustererzeugung.” 3. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2009.
LibreCat
 
[92]
2008 | Misc | LibreCat-ID: 13033
Coym, Torsten, et al. Ein Verfeinertes Elektrisches Modell Für Teilchentreffer Und Dessen Auswirkung Auf Die Bewertung Der Schaltungsempfindlichkeit. 2008.
LibreCat
 
[91]
2008 | Misc | LibreCat-ID: 13035
Amgalan, Uranmandakh, et al. Testen Mit Rücksetzpunkten - Ein Ansatz Zur Verbesserung Der Ausbeute Bei Robusten Schaltungen. 2008.
LibreCat
 
[90]
2008 | Conference Paper | LibreCat-ID: 12992
Oehler, Philipp, et al. “A Modular Memory BIST for Optimized Memory Repair.” 14th IEEE International On-Line Testing Symposium (IOLTS’08), (Poster), IEEE, 2008, doi:10.1109/iolts.2008.30.
LibreCat | DOI
 
[89]
2008 | Conference Paper | LibreCat-ID: 12994
Amgalan, Uranmandakh, et al. “Signature Rollback - A Technique for Testing Robust Circuits.” 26th IEEE VLSI Test Symposium (VTS’08), IEEE, 2008, pp. 125–30, doi:10.1109/vts.2008.34.
LibreCat | DOI
 
[88]
2008 | Conference Paper | LibreCat-ID: 12993
Hunger, Marc, and Sybille Hellebrand. “Verification and Analysis of Self-Checking Properties through ATPG.” 14th IEEE International On-Line Testing Symposium (IOLTS’08), IEEE, 2008, doi:10.1109/iolts.2008.32.
LibreCat | DOI
 
[87]
2008 | Conference Paper | LibreCat-ID: 13031
Hunger, Marc, and Sybille Hellebrand. “Analyse Selbstprüfender Schaltungen – Nachweis von Fehlersicherheit Und Selbsttestbarkeit Mit ATPG.” 2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2008.
LibreCat
 
[86]
2008 | Conference Paper | LibreCat-ID: 13032
Oehler, Philipp, et al. “Modularer Selbsttest Und Optimierte Reparaturanalyse.” 2. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2008.
LibreCat
 
[85]
2007 | Misc | LibreCat-ID: 13038
Hellebrand, Sybille. Reliable Nanoscale Systems - Challenges and Strategies for On- and Offline Testing. 2007.
LibreCat
 
[84]
2007 | Misc | LibreCat-ID: 13039
Ali, Muhammad, et al. An End-to-End Reliability Protocol to Address Transient Faults in Network on Chips. 2007.
LibreCat
 
[83]
2007 | Misc | LibreCat-ID: 13042
Oehler, Philipp, et al. An Integrated Built-in Test and Repair Approach for Memories with 2D Redundancy. 2007.
LibreCat
 
[82]
2007 | Misc | LibreCat-ID: 13043
Hellebrand, Sybille. Qualitätssicherung Für Nanochips - Wie IT-Produkte Zuverlässig Werden. 2007.
LibreCat
 
[81]
2007 | Conference Paper | LibreCat-ID: 12995
Hellebrand, Sybille, et al. “A Refined Electrical Model for Particle Strikes and Its Impact on SEU Prediction.” 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT’07), IEEE, 2007, pp. 50–58, doi:10.1109/dft.2007.43.
LibreCat | DOI
 
[80]
2007 | Conference Paper | LibreCat-ID: 12996
Oehler, Philipp, et al. “Analyzing Test and Repair Times for 2D Integrated Memory Built-in Test and Repair.” 10th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS’07), IEEE, 2007, pp. 185–90, doi:10.1109/ddecs.2007.4295278.
LibreCat | DOI
 
[79]
2007 | Conference Paper | LibreCat-ID: 12997
Oehler, Philipp, et al. “An Integrated Built-In Test and Repair Approach for Memories with 2D Redundancy.” 12th IEEE European Test Symposium (ETS’07), IEEE, 2007, pp. 91–96, doi:10.1109/ets.2007.10.
LibreCat | DOI
 
[78]
2007 | Conference Paper | LibreCat-ID: 13037
Hellebrand, Sybille, et al. “Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance.” 43rd International Conference on Microelectronics, Devices and Material with the Workshop on Electronic Testing (MIDEM’07), (Invited Paper), 2007.
LibreCat
 
[77]
2007 | Journal Article | LibreCat-ID: 13036
Hellebrand, Sybille, et al. “Testing and Monitoring Nanoscale Systems - Challenges and Strategies for Advanced Quality Assurance.” Informacije MIDEM, Ljubljana (Invited Paper), vol. 37, no. 4 (124), 2007, pp. 212–19.
LibreCat
 
[76]
2007 | Journal Article | LibreCat-ID: 13044
Ali, Muhammad, et al. “An Efficient Fault Tolerant Mechanism to Deal with Permanent and Transient Failures in a Network on Chip.” International Journal on High Performance Systems Architecture, vol. 1, no. 2, 2007, pp. 113–23.
LibreCat
 
[75]
2007 | Conference Paper | LibreCat-ID: 13040
Ali, Muhammad, et al. “A Fault Tolerant Mechanism for Handling Permanent and Transient Failures in a Network on Chip.” 4th International Conference on Information Technology: New Generations (ITNG’07), 2007, pp. 1027–32.
LibreCat
 
[74]
2007 | Conference Paper | LibreCat-ID: 13041
Becker, Bernd, et al. “Test Und Zuverlässigkeit Nanoelektronischer Systeme.” 1. GMM/GI/ITG-Fachtagung “Zuverlässigkeit Und Entwurf,” 2007.
LibreCat
 
[73]
2006 | Journal Article | LibreCat-ID: 13045
Becker, Bernd, et al. “DFG-Projekt RealTest - Test Und Zuverlässigkeit Nanoelektronischer Systeme.” It - Information Technology, vol. 48, no. 5, 2006, pp. 305–11.
LibreCat
 
[72]
2005 | Misc | LibreCat-ID: 13101
Ali, Muhammad, et al. Dynamic Routing: A Prerequisite for Reliable NoCs. 2005.
LibreCat
 
[71]
2005 | Misc | LibreCat-ID: 13102
Oehler, Philipp, and Sybille Hellebrand. Power Consumption Versus Error Correcting Capabilities in Embedded DRAMs - A Case Study. 2005.
LibreCat
 
[70]
2005 | Conference Paper | LibreCat-ID: 12999
Ali, Muhammad, et al. “Considerations for Fault-Tolerant Networks on Chips.” IEEE International Conference on Microelectronics (ICM’05), IEEE, 2005, doi:10.1109/icm.2005.1590063.
LibreCat | DOI
 
[69]
2005 | Conference Paper | LibreCat-ID: 13000
Oehler, Philipp, and Sybille Hellebrand. “Low Power Embedded DRAMs with High Quality Error Correcting Capabilities.” 10th IEEE European Test Symposium (ETS’05), IEEE, 2005, pp. 148–53, doi:10.1109/ets.2005.28.
LibreCat | DOI
 
[68]
2005 | Conference Paper | LibreCat-ID: 12998
Ali, Muhammad, et al. “A Dynamic Routing Mechanism for Network on Chip.” 23rd IEEE NORCHIP Conference, IEEE, 2005, pp. 70–73, doi:10.1109/norchp.2005.1596991.
LibreCat | DOI
 
[67]
2004 | Misc | LibreCat-ID: 13099
Breu, Ruth, et al. Im Westen Viel Neues - Informatik an Der Universität Innsbruck. 2004.
LibreCat
 
[66]
2004 | Misc | LibreCat-ID: 13100
Hellebrand, Sybille, et al. Data Compression for Multiple Scan Chains Using Dictionaries with Corrections. 2004.
LibreCat
 
[65]
2004 | Conference Paper | LibreCat-ID: 13001
Wuertenberger, Armin, et al. “Data Compression for Multiple Scan Chains Using Dictionaries with Corrections.” IEEE International Test Conference (ITC’04), IEEE, 2004, pp. 926–35, doi:10.1109/test.2004.1387357.
LibreCat | DOI
 
[64]
2003 | Misc | LibreCat-ID: 13098
Breu, Ruth, et al. Experiences from Teaching Software Development in a Java Environment. 2003.
LibreCat
 
[63]
2003 | Conference Paper | LibreCat-ID: 13002
Wuertenberger, Armin, et al. “A Hybrid Coding Strategy for Optimized Test Data Compression.” IEEE International Test Conference (ITC’03), IEEE, 2003, pp. 451–59, doi:10.1109/test.2003.1270870.
LibreCat | DOI
 
[62]
2002 | Misc | LibreCat-ID: 13097
Hellebrand, Sybille, and Armin Wuertenberger. Alternating Run-Length Coding: A Technique for Improved Test Data Compression. 2002.
LibreCat
 
[61]
2002 | Journal Article | LibreCat-ID: 13003
Hellebrand, Sybille, et al. “Efficient Online and Offline Testing of Embedded DRAMs.” IEEE Transactions on Computers, vol. 51, no. 7, IEEE, 2002, pp. 801–09, doi:10.1109/tc.2002.1017700.
LibreCat | DOI
 
[60]
2002 | Journal Article | LibreCat-ID: 13069
Hellebrand, Sybille, et al. “Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST.” Journal of Electronic Testing - Theory and Applications (JETTA), vol. 18, no. 2, 2002, pp. 157–68.
LibreCat
 
[59]
2002 | Journal Article | LibreCat-ID: 13070
Liang, Huaguo, et al. “A Mixed-Mode BIST Scheme Based on Folding Compression.” Journal on Computer Science and Technology, vol. 17, no. 2, 2002, pp. 203–12.
LibreCat
 
[58]
2001 | Misc | LibreCat-ID: 13096
Liang, Hua-Guo, et al. Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST. 2001.
LibreCat
 
[57]
2001 | Conference Paper | LibreCat-ID: 13004
Liang, Hua-Guo, et al. “Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST.” IEEE International Test Conference (ITC’01), IEEE, 2001, pp. 894–902, doi:10.1109/test.2001.966712.
LibreCat | DOI
 
[56]
2001 | Journal Article | LibreCat-ID: 13047
Liang, Hua-Guo, et al. “Deterministic BIST Scheme Based on Reseeding of Folding Counters.” Journal of Computer Research and Development, (Jisuanji Yanjiu Yu Fazhan), vol. 38, no. 8, 2001, p. 931.
LibreCat
 
[55]
2001 | Journal Article | LibreCat-ID: 13068
Hellebrand, Sybille, et al. “A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters.” Journal of Electronic Testing - Theory and Applications (JETTA), vol. 17, no. 3/4, 2001, pp. 341–49.
LibreCat
 
[54]
2000 | Misc | LibreCat-ID: 13094
Hellebrand, Sybille, and Hans-Joachim Wunderlich. Hardwarepraktikum Im Diplomstudiengang Informatik. 2000.
LibreCat
 
[53]
2000 | Misc | LibreCat-ID: 13095
Hellebrand, Sybille, et al. A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters. 2000.
LibreCat
 
[52]
2000 | Conference Paper | LibreCat-ID: 13005
Hellebrand, Sybille, et al. “A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters.” IEEE International Test Conference (ITC’00), IEEE, 2000, pp. 778–84, doi:10.1109/test.2000.894274.
LibreCat | DOI
 
[51]
1999 | Book | LibreCat-ID: 13065
Hellebrand, Sybille. Selbsttestbare Steuerwerke - Strukturen Und Syntheseverfahren. Verlag Dr. Kovac, Hamburg, 1999.
LibreCat
 
[50]
1999 | Misc | LibreCat-ID: 13093
Hellebrand, Sybille, et al. Exploiting Symmetries to Speed Up Transparent BIST. 1999.
LibreCat
 
[49]
1999 | Conference Paper | LibreCat-ID: 13006
Hellebrand, Sybille, et al. “Error Detecting Refreshment for Embedded DRAMs.” 17th IEEE VLSI Test Symposium (VTS’99), IEEE, 1999, pp. 384–90, doi:10.1109/vtest.1999.766693.
LibreCat | DOI
 
[48]
1999 | Conference Paper | LibreCat-ID: 13066
N. Yarmolik, Vyacheslav, et al. “Transparent Word-Oriented Memory BIST Based on Symmetric March Algorithms.” Third European Dependable Computing Conference (EDCC-3), 1999.
LibreCat
 
[47]
1999 | Conference Paper | LibreCat-ID: 13067
Hellebrand, Sybille, et al. “Symmetric Transparent BIST for RAMs.” Design Automation and Test in Europe (DATE’99), 1999, pp. 702–07.
LibreCat
 
[46]
1998 | Report | LibreCat-ID: 13029
Hellebrand, Sybille, and Hans-Joachim Wunderlich. Test Und Synthese Schneller Eingebetteter Systeme. 1998.
LibreCat
 
[45]
1998 | Misc | LibreCat-ID: 13091
N. Yarmolik, Vyacheslav, et al. Efficient Consistency Checking for Embedded Memories. 1998.
LibreCat
 
[44]
1998 | Misc | LibreCat-ID: 13092
N. Yarmolik, Vyacheslav, et al. Efficient Consistency Checking for Embedded Memories. 1998.
LibreCat
 
[43]
1998 | Book Chapter | LibreCat-ID: 13060
Hellebrand, Sybille, et al. “Mixed-Mode BIST Using Embedded Processors.” Mixed-Mode BIST Using Embedded Processors, Kluwer Academic Publishers, 1998.
LibreCat
 
[42]
1998 | Journal Article | LibreCat-ID: 13061
Hellebrand, Sybille, et al. “Mixed-Mode BIST Using Embedded Processors.” Journal of Electronic Testing Theory and Applications - JETTA, vol. 12, no. 1/2, 1998, pp. 127–38.
LibreCat
 
[41]
1998 | Journal Article | LibreCat-ID: 13064
Hellebrand, Sybille, et al. “Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications.” IEEE Design and Test, vol. 15, no. 4, IEEE, 1998, pp. 36–41.
LibreCat
 
[40]
1998 | Conference Paper | LibreCat-ID: 13007
Hertwig, Andre, et al. “Fast Self-Recovering Controllers.” 16th IEEE VLSI Test Symposium (VTS’98), IEEE, 1998, pp. 296–302, doi:10.1109/vtest.1998.670883.
LibreCat | DOI
 
[39]
1998 | Conference Paper | LibreCat-ID: 13008
Hellebrand, Sybille, et al. “Self-Adjusting Output Data Compression: An Efficient BIST Technique for RAMs.” Design Automation and Test in Europe (DATE’98), 1998, pp. 173–79, doi:10.1109/date.1998.655853.
LibreCat | DOI
 
[38]
1998 | Conference Paper | LibreCat-ID: 13063
N. Yarmolik, Vyacheslav, et al. “New Transparent RAM BIST Based on Self-Adjusting Output Data Compression.” Design & Diagnostics of Electronic Circuits & Systems (DDECS’98), 1998, pp. 27–33.
LibreCat
 
[37]
1997 | Misc | LibreCat-ID: 13089
Tsai, Kun-Han, et al. STARBIST: Scan Autocorrelated Random Pattern Generation. 1997.
LibreCat
 
[36]
1997 | Misc | LibreCat-ID: 13090
Hertwig, Andre, et al. Synthesis of Fast On-Line Testable Controllers for Data-Dominated Applications. 1997.
LibreCat
 
[35]
1997 | Conference Paper | LibreCat-ID: 13009
Tsai, Kun-Han, et al. “STARBIST: Scan Autocorrelated Random Pattern Generation.” 34th ACM/IEEE Design Automation Conference (DAC’97), IEEE, 1997, doi:10.1109/dac.1997.597194.
LibreCat | DOI
 
[34]
1996 | Misc | LibreCat-ID: 13087
Hellebrand, Sybille, and Hans-Joachim Wunderlich. Using Embedded Processors for BIST. 1996.
LibreCat
 
[33]
1996 | Misc | LibreCat-ID: 13088
Hellebrand, Sybille, et al. Mixed-Mode BIST Using Embedded Processors. 1996.
LibreCat
 
[32]
1996 | Conference Paper | LibreCat-ID: 13010
Hellebrand, Sybille, et al. “Mixed-Mode BIST Using Embedded Processors.” IEEE International Test Conference (ITC’96), IEEE, 1996, pp. 195–204, doi:10.1109/test.1996.556962.
LibreCat | DOI
 
[31]
1995 | Report | LibreCat-ID: 13026
Hellebrand, Sybille, and Hans-Joachim Wunderlich. Synthesis Procedures for Self-Testable Controllers. 1995.
LibreCat
 
[30]
1995 | Report | LibreCat-ID: 13027
Hellebrand, Sybille, et al. Evaluation of Self-Testable Controller Architectures Based on Realistic Fault Analysis. 1995.
LibreCat
 
[29]
1995 | Report | LibreCat-ID: 13028
Hellebrand, Sybille, et al. Partitioning of CMOS-Circuits for On-Chip IDDQ-Testing. 1995.
LibreCat
 
[28]
1995 | Misc | LibreCat-ID: 13086
Hellebrand, Sybille, et al. Pattern Generation for a Deterministic BIST Scheme. 1995.
LibreCat
 
[27]
1995 | Journal Article | LibreCat-ID: 13011
Hellebrand, Sybille, et al. “Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers.” IEEE Transactions on Computers, vol. 44, no. 2, IEEE, 1995, pp. 223–33, doi:10.1109/12.364534.
LibreCat | DOI
 
[26]
1995 | Conference Paper | LibreCat-ID: 13012
Hellebrand, Sybille, et al. “Pattern Generation for a Deterministic BIST Scheme.” ACM/IEEE International Conference on Computer Aided Design (ICCAD’95), IEEE, 1995, pp. 88–94, doi:10.1109/iccad.1995.479997.
LibreCat | DOI
 
[25]
1994 | Report | LibreCat-ID: 13024
Hellebrand, Sybille, et al. Synthesis for Off-Line Testability. 1994.
LibreCat
 
[24]
1994 | Report | LibreCat-ID: 13025
Hellebrand, Sybille, et al. Chip Level Test Planning for Controlling the Tradeoff between Hardware Overhead and Test Time. 1994.
LibreCat
 
[23]
1994 | Misc | LibreCat-ID: 13083
Venkataraman, Srikanth, et al. Effiziente Testsatzkodierung Für Prüfpfad-Basierte Selbsttestarchitekturen. 1994.
LibreCat
 
[22]
1994 | Misc | LibreCat-ID: 13084
Hellebrand, Sybille, and Hans-Joachim Wunderlich. Ein Verfahren Zur Testfreundlichen Steuerwerkssynthese. 1994.
LibreCat
 
[21]
1994 | Misc | LibreCat-ID: 13085
Hellebrand, Sybille, et al. Synthesis for Testability - the ARCHIMEDES Approach. 1994.
LibreCat
 
[20]
1994 | Conference Paper | LibreCat-ID: 13014
Hellebrand, Sybille, and Hans-Joachim Wunderlich. “An Efficient Procedure for the Synthesis of Fast Self-Testable Controller Structures.” ACM/IEEE International Conference on Computer-Aided Design (ICCAD’94), IEEE, 1994, pp. 110–16, doi:10.1109/iccad.1994.629752.
LibreCat | DOI
 
[19]
1994 | Conference Paper | LibreCat-ID: 13059
Hellebrand, Sybille, and Hans-Joachim Wunderlich. “Synthese Schneller Selbsttestbarer Steuerwerke.” Tagungsband Der GI/GME/ITG-Fachtagung \& Rechnergestützter Entwurf Und Architektur Mikroelektronischer Systeme, 1994, pp. 3–11.
LibreCat
 
[18]
1994 | Conference Paper | LibreCat-ID: 13013
Hellebrand, Sybille, and Hans-Joachim Wunderlich. “Synthesis of Self-Testable Controllers.” European Design and Test Conference (EDAC/ETC/EUROASIC), 1994, pp. 580–85, doi:10.1109/edtc.1994.326815.
LibreCat | DOI
 
[17]
1993 | Misc | LibreCat-ID: 13081
Hellebrand, Sybille, et al. Effiziente Erzeugung Deterministischer Muster Im Selbsttest. 1993.
LibreCat
 
[16]
1993 | Misc | LibreCat-ID: 13082
Hellebrand, Sybille, and Hans-Joachim Wunderlich. Synthesis of Self-Testable Controllers. 1993.
LibreCat
 
[15]
1993 | Conference Paper | LibreCat-ID: 13015
Venkataraman, Srikanth, et al. “An Efficient Bist Scheme Based On Reseeding Of Multiple Polynomial Linear Feedback Shift Registers.” ACM/IEEE International Conference on Computer Aided Design (ICCAD’93), IEEE, 1993, doi:10.1109/iccad.1993.580117.
LibreCat | DOI
 
[14]
1992 | Report | LibreCat-ID: 13023
Hellebrand, Sybille, et al. Generation of Vector Patterns through Reseeding of Multiple-Polynomial LFSRs. 1992.
LibreCat
 
[13]
1992 | Misc | LibreCat-ID: 13076
Hellebrand, Sybille, et al. Generation of Vector Patterns through Reseeding of Multiple-Polynomial LFSRs. 1992.
LibreCat
 
[12]
1992 | Misc | LibreCat-ID: 13080
Hellebrand, Sybille, et al. Generation of Vector Patterns through Reseeding of Multiple-Polynomial LFSRs. 1992.
LibreCat
 
[11]
1992 | Journal Article | LibreCat-ID: 13017
Wunderlich, Hans-Joachim, and Sybille Hellebrand. “The Pseudoexhaustive Test of Sequential Circuits.” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 11, no. 1, Institute of Electrical and Electronics Engineers (IEEE), 1992, pp. 26–33, doi:10.1109/43.108616.
LibreCat | DOI
 
[10]
1992 | Conference Paper | LibreCat-ID: 13016
Hellebrand, Sybille, et al. “Generation of Vector Patterns through Reseeding of Multiple-Polynomial Linear Feedback Shift Registers.” IEEE International Test Conference (ITC’92), IEEE, 1992, pp. 120–29, doi:10.1109/test.1992.527812.
LibreCat | DOI
 
[9]
1991 | Book | LibreCat-ID: 13034
Hellebrand, Sybille. Synthese Vollständig Testbarer Schaltungen. Verlag Düsseldorf: VDI Verlag, 1991.
LibreCat
 
[8]
1990 | Misc | LibreCat-ID: 13103
Hellebrand, Sybille, et al. Generating Pseudo-Exhaustive Vectors for External Testing. 1990.
LibreCat
 
[7]
1990 | Conference Paper | LibreCat-ID: 13018
Hellebrand, Sybille, and Hans-Joachim Wunderlich. “Tools and Devices Supporting the Pseudo-Exhaustive Test.” European Design Automation Conference (EDAC’90), IEEE, 1990, pp. 13–17, doi:10.1109/edac.1990.136612.
LibreCat | DOI
 
[6]
1990 | Conference Paper | LibreCat-ID: 13019
Hellebrand, Sybille, et al. “Generating Pseudo-Exhaustive Vectors for External Testing.” IEEE International Test Conference (ITC’90), IEEE, 1990, pp. 670–79, doi:10.1109/test.1990.114082.
LibreCat | DOI
 
[5]
1989 | Conference Paper | LibreCat-ID: 13020
Wunderlich, Hans-Joachim, and Sybille Hellebrand. “The Pseudo-Exhaustive Test of Sequential Circuits.” IEEE International Test Conference (ITC’89), IEEE, 1989, pp. 19–27, doi:10.1109/test.1989.82273.
LibreCat | DOI
 
[4]
1988 | Conference Paper | LibreCat-ID: 13021
Wunderlich, Hans-Joachim, and Sybille Hellebrand. “Generating Pattern Sequences for the Pseudo-Exhaustive Test of MOS-Circuits.” 18th International Symposium on Fault-Tolerant Computing, FTCS-18, 1988, pp. 36–45, doi:10.1109/ftcs.1988.5294.
LibreCat | DOI
 
[3]
1988 | Conference Paper | LibreCat-ID: 13058
Schmid, Detlef, et al. “Integrated Tools for Automatic Design for Testability.” Tool Integration and Design Environments, F.J. Rammig (Editor), Amsterdam: Elsevier Science Publishers B.V.(North Holland), IFIP, 1988, pp. 233–58.
LibreCat
 
[2]
1988 | Conference Paper | LibreCat-ID: 13062
Hellebrand, Sybille, and Hans-Joachim Wunderlich. “Automatisierung Des Entwurfs Vollständig Testbarer Schaltungen.” GI - 18. Jahrestagung II, Hamburg, 1988, Informatik-Fachberichte 188, Springer Verlag, 1988, pp. 145–59.
LibreCat
 
[1]
1986 | Report | LibreCat-ID: 13022
Hellebrand, Sybille. Deformation Dicker Punkte Und Netze von Quadriken. 1986.
LibreCat
 

Search

Filter Publications

Display / Sort

Citation Style: MLA

Export / Embed